Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

GC3021A Datasheet(PDF) 19 Page - Texas Instruments

Part No. GC3021A
Description  3.3V MIXER AND CARRIER REMOVAL CHIP
Download  38 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

GC3021A Datasheet(HTML) 19 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 19 / 38 page
background image
Texas Instruments Incorporated
- 17 -
GC3021A 3.3V MIXER AND CARRIER REMOVAL CHIP
SLWS137A
This document contains information which may be changed at any time without notice
4.2
SYNC CONTROL REGISTERS
Control registers SYNC_REG0 and SYNC_REG1 determine how the circuits within the chip are
synchronized. Each circuit which requires synchronization can be configured to be synchronized to the sync
inputs (SA and SB), to the delayed versions of these syncs (DSA and DSB), to the terminal count of the
internal counter (TC), or to the one-shot strobe (OS). The sync to each circuit can also be set to be always
on or always off. Each circuit is given a three bit sync mode control which is defined as:
NOTE: the internal syncs are active high. The SA and SB inputs have been inverted to be the active
high syncs SA and SB.
The suggested default setting for SYNC_REG0 is to sync everything to SA, value = 0249 (HEX).
ADDRESS 1:
SYNC_REG0
BIT
TYPE
NAME
DESCRIPTION
0-2 (LSBs)
R/W
COUNT_SYNC
The counter sync selection
3-5
R/W
OUTPUT_SYNC
The selected sync is inverted and output on the SO pin.
6-8
R/W
OFFSET_SYNC
The symbol offset sync.
9-11
R/W
SNAP_SYNC
The snapshot memory can be triggered by this sync.
12
R/W
-
unused
13
R/W
USE_CLK_EN
The clock enables CKENA and CKENB are ignored
when this bit is low.
14,15
R/W
POWER_DOWN
These bits control the power down and keep alive circuit.
POWER_DOWN
MODE
0,1
Power down
2
Clock loss detect mode
3
Clock loss detect off
The USE_CLK_EN and POWER_DOWN bits initialize to zero upon power up. This puts the chip in
the power down mode to prevent a current surge if there is no clock provided. See Section 2.13 for details.
Table 3: SYNC MODES
MODE
SYNC DESCRIPTION
0
“0” (never asserted)
1SA
2SB
3DSA
4DSB
5TC
6OS
7
“1” (always asserted)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn