Electronic Components Datasheet Search |
|
SY87813LHGTR Datasheet(PDF) 7 Page - Micrel Semiconductor |
|
SY87813LHGTR Datasheet(HTML) 7 Page - Micrel Semiconductor |
7 / 15 page Micrel, Inc. SY87813L November 2006 7 M9999-112806-B hbwhelp@micrel.com or (408) 955-1690 Functional Block Functional Description Clock Recovery Clock recovery, as shown in the block diagram, generates a clock that is at the same frequency as the incoming data bit rate at the serial data input. The clock is phase aligned by a PLL so that it samples the data in the center of the data eye pattern. The phase relationship between the edge transitions of the data and those of the generated clock are compared by a phase/frequency detector. Output pulses from the detector indicate the required direction of phase correction. These pulses are smoothed by a filter. The output of the loop filter controls the frequency of the Voltage Controlled Oscillator (VCO), which generates the recovered clock. Frequency, stability, without incoming data, is guaranteed by an alternate reference input (REFCLK or REFCLKP/N) that the PLL locks onto when data is lost. If the frequency of the incoming signal varies by greater than approximately 900ppm with respect to the synthesizer frequency, the PLL will be declared out of lock, and the PLL will lock to the reference clock. The loop filter transfer function is optimized to enable the PLL to track the jitter, yet tolerate the minimum transition density expected in a received SONET data signal. Lock Detect The SY87813L contains a link fault indication circuit, which monitors the integrity of the serial data inputs. If the recovered serial data from RDIN is at the correct data rate (within 900ppm of the synthesizer frequency), the Link Fault Indicator (LFIN) output will then be asserted HIGH indicating an in-lock condition and will remain HIGH as long as this condition is met. In the event that the recovered serial data is not at the correct data rate (greater than 900ppm difference from the synthesizer frequency), then LFIN output will go LOW indicating an out-of-lock condition. This condition will force the Clock and Data Recovery PLL (CDR) to lock onto the synthesizer frequency until it is within the correct frequency range (less than 900ppm difference from the synthesizer frequency). Once the CDR is within the correct frequency range, it will again lock onto the RDIN input. |
Similar Part No. - SY87813LHGTR |
|
Similar Description - SY87813LHGTR |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |