Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SY100E222L Datasheet(PDF) 1 Page - Micrel Semiconductor

Part No. SY100E222L
Description  3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT BUFFER
Download  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MICREL [Micrel Semiconductor]
Homepage  http://www.micrel.com
Logo 

SY100E222L Datasheet(HTML) 1 Page - Micrel Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 / 7 page
background image
1
Micrel, Inc.
Precision Edge®
SY100E222L
M9999-032206
hbwhelp@micrel.com or (408) 955-1690
DESCRIPTION
s Four programmable output banks and 15 total
LVPECL-compatible differential outputs
s Pin-compatible, plug-in replacement to
MC100LVE222FA
s f
MAX clock = 1.5GHz
s 50ps output-to-output skew
s Four output banks with independent
÷1, ÷2
frequency control
s 100k compatible I/O
s Power supply 3.3V
±10%
s –40
°C to +85°C temperature range
s Available in 52-pin LQFP package
FEATURES
3.3V, 1.5GHz
÷1/÷2 DIFFERENTIAL
LVECL/LVPECL PROGRAMMABLE CLOCK
GENERATOR AND 1:15 FANOUT BUFFER
Precision Edge®
SY100E222L
APPLICATIONS
s SONET/SDH channel applications
s Fibre Channel multi-channel applications
s Gigabit Ethernet multi-channel applications
Rev.: B
Amendment: /0
Issue Date:
March 2006
The SY100E222L is a low-skew, low-jitter device capable
of receiving a high-speed LVECL/LVPECL input in either a
single-ended or differential configuration. For single-ended
configurations, a VBB output reference is supplied by the
SY100E222L. A 2:1 input multiplexer selects from two
differential input pairs by means of the CLK_SEL input select.
The internal programmable divider for each of the four
banks generates a
÷1 or ÷2 frequency of the selected input.
The
÷1/÷2 divider outputs can be asynchronously
synchronized with the master reset (MR) input so that the
outputs will start out in a known state.
The 15 total outputs are partitioned into four independently
selected output banks in a 2/3/4/6 fanout configuration. Each
of the four banks can independently select the
÷1 or ÷2
output frequency by means of the four separate frequency
select pins (FSELA-FSELD) inputs.
The SY100E222L is pin-for-pin compatible with the
MC100LVE222FA device.
The SY100E222L is part of a Micrel’s Precision Edge™
product family. For other integrated clock divider plus fanout
buffer options, consider Micrel’s SY89200 family.
All support documentation can be found on Micrel’s web
site at www.micrel.com.
FUNCTIONAL BLOCK DIAGRAM
Micrel Part Number
ON Semiconductor
SY100E222LTI
MC100LVE222FA
SY100E222LTI TR
MC100LVE222FAR2
CROSS REFERENCE TABLE
QD0
/QD0
QD1
/QD1
QD2
/QD2
QD3
/QD3
QD4
/QD4
QD5
/QD5
2:1
MUX
1:6 FOB
QC0
/QC0
QC1
/QC1
QC2
/QC2
QC3
/QC3
2:1
MUX
1:4 FOB
QB0
/QB0
QB1
/QB1
QB2
/QB2
2:1
MUX
1:3 FOB
QA0
/QA0
QA1
/QA1
2:1
MUX
1:2 FOB
CLK_SEL
CLK0
/CLK0
CLK1
/CLK1
VBB
MR
FSELA
FSELB
FSELC
FSELD
2:1
MUX
CLK
÷1
÷2
Precision Edge®
Precision Edge is a registered trademark of Micrel, Inc.


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn