UJA1069 datasheet(12/64 Pages) PHILIPS

Part #	UJA1069

Description	LIN fail-safe system basis chip

Download	64 Pages

Scroll/Zoom	100%

Manufacturer	PHILIPS [NXP Semiconductors]

Direct Link	http://www.nxp.com

Logo

12 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

12 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

operating mode codes 111, 001 and 111 respectively. As a result of this sequence, the

SBC will enter Start-up mode and perform a system reset with the related reset source

information (bits RSS[3:0] = 0110).

From Start-up mode the application software now has to enter Flash mode within tWD(init)

by writing Operating Mode code 011 to the Mode register. This feeds back a successfully

received hardware reset (handshake between the SBC and the microcontroller). The

transition from Start-up mode to Flash mode is possible only once after completing the

Flash entry sequence.

The application can also decide not to enter Flash mode but to return to Normal mode by

using the Operating Mode code 101 for handshaking. This erases the Flash mode entry

sequence.

The watchdog behavior in Flash mode is similar to its time-out behavior in Standby mode,

but Operating Mode code 111 must be used for serving the watchdog. If this code is not

used or if the watchdog overﬂows, the SBC immediately forces a reset and enters Start-up

mode. Flash mode is properly exited using the Operating Mode code 110 (leave Flash

mode), which results in a system reset with the corresponding reset source information.

Other Mode register codes will cause a forced reset with reset source code ‘illegal Mode

register code’.

6.3 On-chip oscillator

The on-chip oscillator provides the clock signal for all digital functions and is the timing

reference for the on-chip watchdog and the internal timers.

If the on-chip oscillator frequency is too low or the oscillator is not running at all, there is

an immediate transition to Fail-safe mode. The SBC will stay in Fail-safe mode until the

oscillator has recovered to its normal frequency and the system receives a wake-up event.

6.4 Watchdog

The watchdog provides the following timing functions:

• Start-up mode; needed to give the software the opportunity to initialize the system

• Window mode; detects too early and too late accesses in Normal mode

• Time-out mode; detects a too late access, can also be used to restart or interrupt the

microcontroller from time to time (cyclic wake-up function)

• OFF mode; fail-safe shut-down during operation thus preventing any blind spots in the

system supervision

The watchdog is clocked directly by the on-chip oscillator.

To guarantee fail-safe control of the watchdog via the SPI, all watchdog accesses are

coded with redundant bits. Therefore, only certain codes are allowed for a proper

watchdog service.

The following corrupted watchdog accesses result in an immediate system reset:

• Illegal watchdog period coding; only ten different codes are valid

• Illegal operating mode coding; only six different codes are valid

Similar Part No. - UJA1069

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1069	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069TW	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1069TW	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069TW24	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007

More results

Similar Description - UJA1069

Manufacturer	Part #	Datasheet	Description
NXP Semiconductors	UJA1069	304Kb / 64P	LIN fail-safe system basis chip Rev. 04-28 October 2009
	UJA1069	310Kb / 64P	LIN fail-safe system basis chip Rev. 03-10 September 2007
	UJA1065	285Kb / 67P	High-speed CAN/LIN fail-safe system basis chip Rev. 01-10 August 2005
	UJA1061	340Kb / 74P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 05-22 November 2007
	UJA1065	470Kb / 76P	High-speed CAN/LIN fail-safe system basis chip Rev. 07-25 February 2010
	UJA1061	529Kb / 77P	Fault-tolerant CAN/LIN fail-safe system basis chip Rev. 06-9 March 2010
	UJA1066	473Kb / 70P	High-speed CAN fail-safe system basis chip Rev. 03-17 March 2010
	PF5030_SDS	354Kb / 20P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 1 - 22 November 2022
	FS8600-SDS	527Kb / 15P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 1.1-23 November 2021
	FS8600_SDS	243Kb / 16P	Fail-safe system basis chip with multiple SMPSs and LDOs Rev. 2.0 - 7 December 2022

More results

UJA1069 Datasheet(PDF) 12 Page - NXP Semiconductors

UJA1069 Datasheet(HTML) 12 Page - NXP Semiconductors

Similar Part No. - UJA1069

Similar Description - UJA1069

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Datasheet Download

Link URL