1

SY10E111

SY100E111

Micrel, Inc.

M9999-032006

hbwhelp@micrel.com or (408) 955-1690

BLOCK DIAGRAM

IN

IN

EN

FEATURES

s Low skew

s Extended 100E V

s Guaranteed skew limits

s Differential design

s V

s Enable input

s Fully compatible with industry standard 10KH, 100K

I/O levels

s 75K

s Fully compatible with ON Semiconductor

MC10E/100E111

s Available in 28-pin PLCC package

The SY10/100E111 are low skew 1-to-9 differential

drivers designed for clock distribution in new, high-

performance ECL systems. They accept one differential or

operation. The signal is fanned out to nine identical

differential outputs. An enable input is also provided such

that a logic HIGH disables the device by forcing all Q

outputs LOW and all /Q outputs HIGH.

The device is specifically designed and produced for low

skew. The interconnect scheme and metal layout are

carefully optimized for minimal gate-to-gate skew within

the device. Wafer characterization and process control

ensure consistent distribution of propagation delay from lot

to lot. Since the E111 shares a common set of “basic”

processing with the other members of the ECLinPS™

family, wafer characterization at the point of device

personalization allows for tighter control of parameters,

including propagation delay.

To ensure that the skew specification is met, it is

necessary that both sides of the differential output are

terminated into 50

Ω, even if only one side is being used. ln

most applications, all nine differential pairs will be used

and, therefore, terminated. In the case where fewer than

nine pairs are used, it is necessary to terminate at least the

output pairs on the same package side (i.e. sharing the

to maintain minimum skew.

voltage for single-ended reception of ECL signals to that

capacitor.

1:9 DIFFERENTIAL CLOCK

DRIVER WITH ENABLE

DESCRIPTION

SY10E111

SY100E111

Rev.: E

Amendment: /0

Issue Date:

March 2006

Pin

Function

IN, /IN

Differential Input Pair

/EN

Enable Input

Q0, /Q0 — Q8, /Q8

Differential Outputs

PIN NAMES