Electronic Components Datasheet Search |
|
T89C51RC2-RLTIM Datasheet(PDF) 10 Page - ATMEL Corporation |
|
T89C51RC2-RLTIM Datasheet(HTML) 10 Page - ATMEL Corporation |
10 / 117 page 10 T89C51RB2/RC2 4105D–8051–10/06 Functional Block Diagram Figure 3. Functional Oscillator Block Diagram Prescaler Divider • A hardware RESET puts the prescaler divider in the following state: •CKRL = FFh: FCLK CPU = FCLK PERIPH = FOSC/2 (Standard C51 feature) • Any value between FFh down to 00h can be written by software into CKRL register in order to divide frequency of the selected oscillator: • CKRL = 00h: minimum frequency FCLK CPU = FCLK PERIPH = FOSC/1020 (Standard Mode) FCLK CPU = FCLK PERIPH = FOSC/510 (X2 Mode) • CKRL = FFh: maximum frequency F CLK CPU = FCLK PERIPH = FOSC/2 (Standard Mode) F CLK CPU = FCLK PERIPH = FOSC (X2 Mode) F CLK CPU and FCLK PERIPH In X2 Mode: In X1 Mode: Xtal2 Xtal1 Osc CLK Idle CPU clock CKRL Reload 8-bit Prescaler-Divider Reset Peripheral Clock :2 X2 0 1 FOSC CKCON0 CLK PERIPH CPU F CPU F = CLKPER IPH F OSC 2 255 CKRL – () × ----------------------------------------------- = F CPU F = CLKPER IPH F OSC 4 255 CKRL – () × ----------------------------------------------- = |
Similar Part No. - T89C51RC2-RLTIM |
|
Similar Description - T89C51RC2-RLTIM |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |