Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

NCP5424 Datasheet(PDF) 4 Page - ON Semiconductor

Part No. NCP5424
Description  Dual Synchronous Buck Controller with Input Current Sharing
Download  18 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

NCP5424 Datasheet(HTML) 4 Page - ON Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
NCP5424
http://onsemi.com
4
ELECTRICAL CHARACTERISTICS (0
°C < TA < 70°C; 0°C < TJ < 125°C; ROSC = 30.9 k, CCOMP1,2 = 0.1 mF,
10.8 V < VCC < 13.2 V; 10.8 V < BST < 20 V, CGATE(H)1,2 = CGATE(L)1,2 = 1.0 nF, VFB+2 = 1.0 V; unless otherwise specified.)
Characteristic
Test Conditions
Min
Typ
Max
Unit
Error Amplifier
VFB Bias Current
VFBX = 0 V
0.5
1.6
mA
VFB1(2) Input Range
Note 2
0
1.1
V
COMP1,2 Source Current
COMP1,2 = 1.2 V to 2.5 V; VFB1(−2) = 0.8 V
15
30
60
mA
COMP1,2 Sink Current
COMP1,2 = 1.2 V; VFB1(−2) = 1.2 V
15
30
60
mA
Reference Voltage 1(2)
COMP1 = VFB1; COMP2 = VFB−2
0.980
1.000
1.020
V
COMP1,2 Max Voltage
VFB1(−2) = 0.8 V
3.0
3.3
V
COMP1,2 Min Voltage
VFB1(−2) = 1.2 V
0.25
0.35
V
Open Loop Gain
95
dB
Unity Gain Band Width
40
kHz
PSRR @ 1.0 kHz
70
dB
Transconductance
32
mmho
Output Impedance
2.5
M
W
Input Offset, Error Amp. 2
−3.0
0
3.0
mV
Error Amp. 2 Common Mode Range
Note 2
1.75
2.0
V
GATE(H) and GATE(L)
High Voltage (AC)
Measure: VCC − GATE(L)1,2;
BST − GATE(H)1,2; Note 2
0
0.5
V
Low Voltage (AC)
Measure:GATE(L)1,2 or GATE(H)1,2; Note 2
0
0.5
V
Rise Time
1.0 V < GATE(L)1,2 < VCC − 1.0 V
1.0 V < GATE(H)1,2 < BST − 1.0 V,
BST
≤ 14 V
20
50
ns
Fall Time
VCC − 1.0 > GATE(L)1,2 > 1.0 V
BST − 1.0 > GATE(H)1,2 > 1.0 V,
BST
≤ 14 V
15
50
ns
GATE(H) to GATE(L) Delay
GATE(H)1,2 < 2.0 V, GATE(L)1,2 > 2.0 V
BST
≤ 14 V
20
40
70
ns
GATE(L) to GATE(H) Delay
GATE(L)1,2 < 2.0 V, GATE(H)1,2 > 2.0 V;
BST
≤ 14 V
20
40
70
ns
GATE(H)1(2) and GATE(L)1(2)
pull−down.
Resistance to GND
Note 2
50
125
280
k
W
PWM Comparator
PWM Comparator Offset
VFB1(−2) = 0 V; Increase COMP1,2 until
GATE(H)1,2 starts switching
0.30
0.40
0.50
V
Artificial Ramp
Duty cycle = 50%, Note 2
60
105
150
mV
Minimum Pulse Width
Note 2
300
ns
2. Guaranteed by design, not 100% tested in production.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn