Electronic Components Datasheet Search |
|
WM8594 Datasheet(PDF) 15 Page - Wolfson Microelectronics plc |
|
WM8594 Datasheet(HTML) 15 Page - Wolfson Microelectronics plc |
15 / 78 page Product Preview WM8594 w PP Rev 1.0 January 2007 15 CONTROL INTERFACE TIMING – 3-WIRE MODE Figure 5 Control Interface Timing – 3-Wire Serial Control Mode Test Conditions AVDD1, DVDD = 3.3V, AVDD2 = 9V, AGND1, AGND2, DGND = 0V, TA = +25˚C, Slave Mode, fs = 48kHz, ADCMCLK, DACMCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Program Register Input Information SCLK rising edge to CSB rising edge tSCS 60 ns SCLK pulse cycle time tSCY 80 ns SCLK duty cycle 40/60 60/40 % SDIN to SCLK set-up time tDSU 20 ns SDIN hold time from SCLK rising edge tDHO 20 ns SDOUT propagation delay from SCLK rising edge tDL 5 ns CSB pulse width high tCSH 20 ns CSB rising/falling to SCLK rising tCSS 20 ns Pulse width of spikes that will be suppressed tps 2 8 ns Table 5 Control Interface Timing – 3-Wire Serial Control Mode /CS SCLK SDIN t DHO t DSU tCSH t SCY t SCS LSB t CSS SDOUT t DL LSB t CSS |
Similar Part No. - WM8594_07 |
|
Similar Description - WM8594_07 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |