Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PDSP16256A Datasheet(PDF) 11 Page - Zarlink Semiconductor Inc

Part # PDSP16256A
Description  Programmable FIR Filter
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

PDSP16256A Datasheet(HTML) 11 Page - Zarlink Semiconductor Inc

Back Button PDSP16256A Datasheet HTML 7Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 8Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 9Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 10Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 11Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 12Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 13Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 14Page - Zarlink Semiconductor Inc PDSP16256A Datasheet HTML 15Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 25 page
background image
PDSP16256/A
11
Cascading Devices
When the filter requirements are beyond the capabilities
of a single device, it is possible to connect several
devices in cascade increasing the number of taps avail-
able at the required sample rate. Within each device all
filter length, decimate, and bank swap options are still
possible, but each device in the chain must be similarly
programmed and configured as a single filter.
The number of devices which can be cascaded is only
limited by the possibility of overflow in the 32-bit interme-
diate accumulations. If more than sixteen devices are
cascaded in auto EPROM load mode, then an additional
EPROM will be needed.
In modes where the data sample rate does not equal the
clock rate. Then the cascade arrangement shown in Fig.
12 is used. Delayed data is passed from device to device
in one direction, while intermediate results flow in the
opposite direction. The interface device both accepts the
input data and produces the final result. It is not neces-
sary for each device to know its exact position in the
chain, but the device which receives the input data and
produces the final result must be identified, as must the
device which terminates the chain. The former is known
as the Interface device and the latter as the Termination
device, all others are Intermediate devices. Control
Register bits CR11:10 are used to define these positions
as shown in Table 6.
The control logic in each of the devices must be synchro-
nised with respect to the Interface device. This is achieved
by connecting the Delayed Filter Enable output (DFEN)
to the Filter Enable input (FEN) of the next device in the
chain. The Interface device, itself, needs a FEN signal
produced by the system, unless in EPROM mode, where
FRUN may be pulled high. Even when the latter is true,
the FEN connection must be made between the remain-
ing devices in the chain. By effectively extending the
filter length, the cascade latency is therefore the same
as for the single device in the same mode. Once the
pipeline is initially flushed the latency is as given in
Table 3.
When devices are cascaded such that the data sample
rate equals the clock rate, (Control register bits 14:13 =
00), then a different cascade configuration must be
used. This is shown in Fig. 13. The number of devices
that can be cascaded is, again, only limited by the 32-bit
accumulators.
In this mode the delayed data is passed from device to
device in the same direction as the intermediate results.
The device which accepts the input data is now at the
opposite end of the chain to the device which produces
the final result. The control logic in each of the devices
must be synchronised this is achieved by connecting all
the device FEN inputs to the global FEN. The cascade
latency for the complete filter is built up from the 12
delays from the termination device, 8 delays from the
interface device and additional intermediate devices
each adding 4 delays.
Avalable Options
No more than 128 coefficients can be stored internally.
This limits the filter length / decimate / bank swap options
to those which do not require more than that number of
coefficients. Thus when a filter with 128 taps is to be
implemented in a single device, it is not possible to
decimate or bank swap. When a filter with 64 taps is
implemented, decimate or bank swap are possible, but
not both. With all other filter lengths, all decimate and
bank swap configurations are possible.
Figure. 12 Three-device cascaded system
DATA IN
FEN
RESULTS
OUT
DA15:0
FEN
F31:0
DB15:0
DFEN
X31:0
INTERFACE
DEVICE
DA15:0
FEN
F31:0
DB15:0
DFEN
X31:0
INTERMEDIATE
DEVICE
DA15:0
FEN
F31:0
DB15:0
DFEN
X31:0
TERMINATION
DEVICE


Similar Part No. - PDSP16256A

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
PDSP16256A MITEL-PDSP16256A Datasheet
423Kb / 28P
   Programmable FIR Filter
PDSP16256A MITEL-PDSP16256A Datasheet
268Kb / 24P
   Programmable FIR Filter
PDSP16256A MITEL-PDSP16256A Datasheet
121Kb / 12P
   I/Q Splitter/NCO
PDSP16256AC MITEL-PDSP16256AC Datasheet
423Kb / 28P
   Programmable FIR Filter
PDSP16256AC1R MITEL-PDSP16256AC1R Datasheet
423Kb / 28P
   Programmable FIR Filter
More results

Similar Description - PDSP16256A

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
PDSP16256 MITEL-PDSP16256 Datasheet
423Kb / 28P
   Programmable FIR Filter
PDSP16256 MITEL-PDSP16256_98 Datasheet
268Kb / 24P
   Programmable FIR Filter
logo
Zarlink Semiconductor I...
VP16256 ZARLINK-VP16256 Datasheet
459Kb / 19P
   Programmable FIR FIlter
logo
Mitel Networks Corporat...
VP16256 MITEL-VP16256 Datasheet
228Kb / 20P
   Programmable FIR Filter
logo
ATMEL Corporation
AT76C002 ATMEL-AT76C002 Datasheet
38Kb / 4P
   Programmable FIR Filter
AT76C001 ATMEL-AT76C001 Datasheet
73Kb / 9P
   CBIC Programmable FIR Filter
logo
Renesas Technology Corp
HSP43168 RENESAS-HSP43168 Datasheet
851Kb / 25P
   Dual FIR Filter
July 27, 2009
logo
Intersil Corporation
HSP43168 INTERSIL-HSP43168 Datasheet
915Kb / 25P
   Dual FIR Filter
HSP43168 INTERSIL-HSP43168_07 Datasheet
929Kb / 25P
   Dual FIR Filter
HSP43168883 INTERSIL-HSP43168883 Datasheet
180Kb / 10P
   Dual FIR Filter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com