Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CS8122 Datasheet(PDF) 6 Page - ON Semiconductor

Part No. CS8122
Description  2.0% 5.0 V, 750 mA Low Dropout Linear Regulator with Delayed RESET
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

CS8122 Datasheet(HTML) 6 Page - ON Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
CS8122
http://onsemi.com
6
Figure 12. RESET Circuit Waveform
VRH
(1)
(2)
(2)
(3)
VRL
VDH
VDC(HI)
VDC(LO)
DELAY
tDELAY
VDIS
RESET
VRT(OFF)
VRT(ON)
VOUT
(1) = No Delay Capacitor
(2) = With Delay Capacitor
(3) = Max: RESET Voltage (1.0 V)
CIRCUIT DESCRIPTION
The CS8122 RESET function, has hysteresis on both the
reset and delay comparators, a latching Delay capacitor
discharge circuit, and operates down to 1.0 V.
The RESET circuit output is an open collector type with
ON and OFF parameters as specified. The RESET output
NPN transistor is controlled by the two circuits described
(see Block Diagram on page 2).
Low Voltage Inhibit Circuit
The Low Voltage Inhibit Circuit monitors output voltage,
and when output voltage is below the specified minimum,
causes the RESET output transistor to be in the ON
(saturation) state. When the output voltage is above the
specified level, this circuit permits the RESET output
transistor to go into the OFF state if allowed by the RESET
Delay circuit.
Reset Delay Circuit
The Reset Delay Circuit provides a programmable (by
external capacitor) delay on the RESET output lead. The
Delay lead provides source current to the external delay
capacitor only when the Low Voltage Inhibit circuit
indicates that output voltage is above VRT(ON). Otherwise,
the Delay lead sinks current to ground (used to discharge the
delay capacitor). The discharge current is latched ON when
the output voltage is below VRT(OFF). The Delay capacitor
is fully discharged anytime the output voltage falls out of
regulation, even for a short period of time. This feature
ensures that a controlled RESET pulse is generated
following detection of an error condition. The circuit allows
the RESET output transistor to go to the OFF (open) state
only when the voltage on the Delay lead is higher than
VDC(HI).
Figure 13. Test Circuit
CIN*
100 nF
Delay
VOUT
RRST
COUT**
10
mF
RESET
CS8122
*CIN is required if regulator is far from the power source filter.
**COUT is required for stability.
VIN
GND
4.7 k
W
CDelay
0.1
mF


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn