ST72104G datasheet(75/140 Pages) STMICROELECTRONICS

Part #	ST72104G

Description	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, IC INTERFACES

Download	140 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

75 / 140 page

ST72104G, ST72215G, ST72216G, ST72254G

75/140

I2C BUS INTERFACE (Cont’d)

12.4.4 Functional Description

Refer to the CR, SR1 and SR2 registers in Section

12.4.7. for the bit definitions.

By default the I2C interface operates in Slave

mode (M/SL bit is cleared) except when it initiates

a transmit or receive sequence.

First the interface frequency must be configured

using the FRi bits in the OAR2 register.

12.4.4.1 Slave Mode

As soon as a start condition is detected, the

address is received from the SDA line and sent to

the shift register; then it is compared with the

address of the interface or the General Call

address (if selected by software).

Note: In 10-bit addressing mode, the comparision

includes the header sequence (11110xx0) and the

two most significant bits of the address.

Header matched (10-bit mode only): the interface

generates an acknowledge pulse if the ACK bit is

set.

Address not matched: the interface ignores it

and waits for another Start condition.

Address matched: the interface generates in se-

quence:

– Acknowledge pulse if the ACK bit is set.

– EVF and ADSL bits are set with an interrupt if the

ITE bit is set.

Then the interface waits for a read of the SR1 reg-

ister, holding the SCL line low (see Figure 45

Transfer sequencing EV1).

Next, in 7-bit mode read the DR register to deter-

mine from the least significant bit (Data Direction

Bit) if the slave must enter Receiver or Transmitter

mode.

In 10-bit mode, after receiving the address se-

quence the slave is always in receive mode. It will

enter transmit mode on receiving a repeated Start

condition followed by the header sequence with

matching address bits and the least significant bit

set (11110xx1) .

Slave Receiver

Following the address reception and after SR1

register has been read, the slave receives bytes

from the SDA line into the DR register via the inter-

nal shift register. After each byte the interface gen-

erates in sequence:

– Acknowledge pulse if the ACK bit is set

– EVF and BTF bits are set with an interrupt if the

ITE bit is set.

Then the interface waits for a read of the SR1 reg-

ister followed by a read of the DR register, holding

the SCL line low (see Figure 45 Transfer se-

quencing EV2).

Slave Transmitter

Following the address reception and after SR1

register has been read, the slave sends bytes from

the DR register to the SDA line via the internal shift

register.

The slave waits for a read of the SR1 register fol-

lowed by a write in the DR register, holding the

SCL line low (see Figure 45 Transfer sequencing

EV3).

When the acknowledge pulse is received:

– The EVF and BTF bits are set by hardware with

an interrupt if the ITE bit is set.

Closing slave communication

After the last data byte is transferred a Stop Con-

dition is generated by the master. The interface

detects this condition and sets:

– EVF and STOPF bits with an interrupt if the ITE

bit is set.

Then the interface waits for a read of the SR2 reg-

ister (see Figure 45 Transfer sequencing EV4).

Error Cases

– BERR: Detection of a Stop or a Start condition

during a byte transfer. In this case, the EVF and

the BERR bits are set with an interrupt if the ITE

bit is set.

If it is a Stop then the interface discards the data,

released the lines and waits for another Start

condition.

If it is a Start then the interface discards the data

and waits for the next slave address on the bus.

– AF: Detection of a non-acknowledge bit. In this

case, the EVF and AF bits are set with an inter-

rupt if the ITE bit is set.

Note: In both cases, SCL line is not held low; how-

ever, SDA line can remain low due to possible «0»

bits transmitted last. It is then necessary to release

both lines by software.

Similar Part No. - ST72104G

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	ST72104G	909Kb / 135P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES February 2000 Rev. 2.2
	ST72104G1	909Kb / 135P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES February 2000 Rev. 2.2
	ST72104G2	909Kb / 135P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES February 2000 Rev. 2.2
	ST72104GX	2Mb / 141P	8-bit data manipulation March 2008 Rev. 3
	ST72104GX-AUTO	3Mb / 135P	8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, I2C interfaces

More results

Similar Description - ST72104G

Manufacturer	Part #	Datasheet	Description
STMicroelectronics	ST72334J	1Mb / 153P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
	ST72104G	909Kb / 135P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, I2C INTERFACES February 2000 Rev. 2.2
	ST72334J	1,022Kb / 125P	8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES
	ST72334XX-AUTO	3Mb / 150P	8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, SCI interfaces
	ST72104GX-AUTO	3Mb / 135P	8-bit MCU for automotive with single voltage Flash/ROM memory, ADC, 16-bit timers, SPI, I2C interfaces
	ST7FOXF1	3Mb / 226P	8-bit MCU with single voltage Flash memory, SPI, I짼C, ADC, timers
	ST7LITEUSX	1Mb / 108P	8-bit MCU with single voltage Flash memory, ADC, timers
	ST72F262G2B5	1Mb / 172P	8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES
	ST72260G	2Mb / 171P	8-BIT MCU WITH FLASH OR ROM MEMORY, ADC, TWO 16-BIT TIMERS, I2C, SPI, SCI INTERFACES August 2003 Rev. 1.7
	ST7LITEU05	2Mb / 115P	8-bit MCU with single voltage Flash memory, ADC, timers

More results

ST72104G Datasheet(PDF) 75 Page - STMicroelectronics

ST72104G Datasheet(HTML) 75 Page - STMicroelectronics

Similar Part No. - ST72104G

Similar Description - ST72104G

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL