Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EP1C12F100I8ES Datasheet(PDF) 13 Page - Altera Corporation

Part # EP1C12F100I8ES
Description  Cyclone FPGA Family Data Sheet
Download  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP1C12F100I8ES Datasheet(HTML) 13 Page - Altera Corporation

Back Button EP1C12F100I8ES Datasheet HTML 9Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 10Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 11Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 12Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 13Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 14Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 15Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 16Page - Altera Corporation EP1C12F100I8ES Datasheet HTML 17Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 104 page
background image
Altera Corporation
2–7
January 2007
Preliminary
Logic Elements
functions. Another special packing mode allows the register output to
feed back into the LUT of the same LE so that the register is packed with
its own fan-out LUT. This provides another mechanism for improved
fitting. The LE can also drive out registered and unregistered versions of
the LUT output.
LUT Chain & Register Chain
In addition to the three general routing outputs, the LEs within an LAB
have LUT chain and register chain outputs. LUT chain connections allow
LUTs within the same LAB to cascade together for wide input functions.
Register chain outputs allow registers within the same LAB to cascade
together. The register chain output allows an LAB to use LUTs for a single
combinatorial function and the registers to be used for an unrelated shift
register implementation. These resources speed up connections between
LABs while saving local interconnect resources. “MultiTrack
Interconnect” on page 2–12 for more information on LUT chain and
register chain connections.
addnsub Signal
The LE's dynamic adder/subtractor feature saves logic resources by
using one set of LEs to implement both an adder and a subtractor. This
feature is controlled by the LAB-wide control signal
addnsub. The
addnsub signal sets the LAB to perform either A + B or A
−B. The LUT
computes addition; subtraction is computed by adding the two's
complement of the intended subtractor. The LAB-wide signal converts to
two's complement by inverting the B bits within the LAB and setting
carry-in = 1 to add one to the least significant bit (LSB). The LSB of an
adder/subtractor must be placed in the first LE of the LAB, where the
LAB-wide
addnsub signal automatically sets the carry-in to 1. The
Quartus II Compiler automatically places and uses the adder/subtractor
feature when using adder/subtractor parameterized functions.
LE Operating Modes
The Cyclone LE can operate in one of the following modes:
Normal mode
Dynamic arithmetic mode
Each mode uses LE resources differently. In each mode, eight available
inputs to the LE
⎯the four data inputs from the LAB local interconnect,
carry-in0 and carry-in1 from the previous LE, the LAB carry-in
from the previous carry-chain LAB, and the register chain connection
⎯are
directed to different destinations to implement the desired logic function.
LAB-wide signals provide clock, asynchronous clear, asynchronous


Similar Part No. - EP1C12F100I8ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C12F100I8 ALTERA-EP1C12F100I8 Datasheet
1Mb / 94P
   Cyclone FPGA Family
More results

Similar Description - EP1C12F100I8ES

ManufacturerPart #DatasheetDescription
logo
Altera Corporation
EP1C12Q240C8N ALTERA-EP1C12Q240C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C12F256C8N ALTERA-EP1C12F256C8N Datasheet
1Mb / 106P
   Section I. Cyclone FPGA Family Data Sheet
EP1C20F ALTERA-EP1C20F Datasheet
1Mb / 106P
   Cyclone FPGA Family
EP1C20F400 ALTERA-EP1C20F400 Datasheet
1Mb / 94P
   Cyclone FPGA Family
EP4CE115F29I7N ALTERA-EP4CE115F29I7N Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family
EP4CE10E22C8N ALTERA-EP4CE10E22C8N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22I7N ALTERA-EP4CE6E22I7N Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE6E22C8 ALTERA-EP4CE6E22C8 Datasheet
498Kb / 14P
   Cyclone IV FPGA Device Family Overview
EP4CE55F29I7 ALTERA-EP4CE55F29I7 Datasheet
372Kb / 14P
   Cyclone IV FPGA Device Family Overview
logo
Xilinx, Inc
XC3SD3400A-5FG676C XILINX-XC3SD3400A-5FG676C Datasheet
2Mb / 101P
   Spartan-3A DSP FPGA Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com