Electronic Components Datasheet Search |
|
ZL50052 Datasheet(PDF) 39 Page - Zarlink Semiconductor Inc |
|
ZL50052 Datasheet(HTML) 39 Page - Zarlink Semiconductor Inc |
39 / 59 page ZL50052 Data Sheet 39 Zarlink Semiconductor Inc. 13.4 Backplane Input Bit Delay Registers (BIDR0 to BIDR7) Addresses 0063H to 006AH There are 8 Backplane Input Delay Registers (BIDR0 to BIDR7). When the SMPL_MODE bit in the Control Register is LOW, the input data sampling point defaults to the 3/4 bit location and BIDR0 to BIDR7 define the input bit and fractional bit delay of each Backplane stream. The possible bit delay adjustment is up to 7 3/4 bits, in steps of 1/4 bit. When the SMPL_MODE bit is HIGH, BIDR0 to BIDR7 define the input bit sampling point as well as the integer bit delay of each Backplane stream. The input bit sampling point can be adjusted in 1/4 bit increments. The bit delay can be adjusted in 1-bit increments from 0 to 7 bits. The BIDR0 to BIDR7 registers are configured as follows: Table 15 - Backplane Input Bit Delay Register (BIDRn) Bits 13.4.1 Backplane Input Delay Bits 4-0 (BID[4:0]) When SMPL_MODE = LOW, these five bits define the amount of input bit delay adjustment that the receiver uses to sample each input. Input bit delay adjustment can range up to 7 3/4 bit periods forward, with resolution of 1/4 bit period. The default sampling point is at the 3/4 bit location. This can be described as: no. of bits delay = BID[4:0] / 4 For example, if BID[4:0] is set to 10011 (19), the input bit delay = 19 * 1/4 = 4 3/ 4. When SMPL_MODE = HIGH, the binary value of BID[1:0] refers to the input bit sampling point (1/4 to 4/4). BID[4:2] refers to the integer bit delay value (0 to 7 bits). This means that bits can be delayed by an integer value of up to 7 and that the sampling point can vary from 1/4 to 4/4 in 1/4 bit increments. BIDRn Bit (where n = 0 to 7) Name Reset Value Description 15:5 Reserved 0 Reserved Must be set to 0 for normal operation 4:0 BID[4:0] 0 Backplane Input Bit Delay Register When SMPL_MODE = LOW, the binary value of these bits refers to the input bit fractional delay value (0 to 7 3/4). When SMPL_MODE = HIGH, the binary value of BID[1:0] refers to the input bit sampling point (1/4 to 4/4). BID[4:2] refers to the integer bit delay value (0 to 7 bits). |
Similar Part No. - ZL50052 |
|
Similar Description - ZL50052 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |