Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ZL50022 Datasheet(PDF) 1 Page - Zarlink Semiconductor Inc

Part No. ZL50022
Description  Enhanced 4 K Digital Switch with Stratum 4E DPLL
Download  121 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ZARLINK [Zarlink Semiconductor Inc]
Homepage  http://www.zarlink.com
Logo 

ZL50022 Datasheet(HTML) 1 Page - Zarlink Semiconductor Inc

 
Zoom Inzoom in Zoom Outzoom out
 1 / 121 page
background image
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2004-2006, Zarlink Semiconductor Inc. All Rights Reserved.
Features
• 4096 channel x 4096 channel non-blocking digital
Time Division Multiplex (TDM) switch at
8.192 Mbps and 16.384 Mbps or using a
combination of ports running at 2.048, 4.096,
8.192 and 16.384 Mbps
• 32 serial TDM input, 32 serial TDM output
streams
• Integrated Digital Phase-Locked Loop (DPLL)
exceeds Telcordia GR-1244-CORE Stratum 4E
specifications
• Output clocks have less than 1 ns of jitter (except
for the 1.544 MHz output)
• DPLL provides holdover, freerun and jitter
attenuation features with four independent
reference source inputs
• Exceptional input clock cycle to cycle variation
tolerance (20 ns for all rates)
• Output streams can be configured as bi-
directional for connection to backplanes
• Per-stream input and output data rate conversion
selection at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps
or 16.384 Mbps. Input and output data rates can
differ
November 2006
Ordering Information
ZL50022GAC
256 Ball PBGA
Trays
ZL50022QCC
256 Lead LQFP
Trays
ZL50022QCG1
256 Lead LQFP*
Trays Bake &
Drypack
ZL50022GAG2
256 Ball PBGA**
Trays, Bake &
Drypack
*Pb Free Matte Tin
**Pb Free Tin/Silver/Copper
-40
°C to +85°C
ZL50022
Enhanced 4 K Digital Switch with
Stratum 4E DPLL
Data Sheet
Figure 1 - ZL50022 Functional Block Diagram
Data Memory
Internal Registers &
Microprocessor Interface
Output HiZ
Test Port
Control
OSC
DPLL
S/P Converter
STOHZ[15:0]
FPo[3:0]
CKo[5:0]
STio[31:0]
REF0
Connection Memory
Output Timing
STi[31:0]
REF1
REF2
REF3
FPo_OFF[2:0]
REF_FAIL0
REF_FAIL1
REF_FAIL2
REF_FAIL3
P/S Converter
OSC_EN
Input Timing
FPi
CKi
MODE_4M0
MODE_4M1
ODE
RESET
VSS
VDD_IO
VDD_CORE
VDD_IOA
VDD_COREA
Zarlink Semiconductor US Patent No. 5,602,884, UK Patent No. 0772912,
France Brevete S.G.D.G. 0772912; Germany DBP No. 69502724.7-08


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn