Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ZL50020 Datasheet(PDF) 17 Page - Zarlink Semiconductor Inc

Part # ZL50020
Description  Enhanced 2 K Digital Switch
Download  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

ZL50020 Datasheet(HTML) 17 Page - Zarlink Semiconductor Inc

Back Button ZL50020 Datasheet HTML 13Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 14Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 15Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 16Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 17Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 18Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 19Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 20Page - Zarlink Semiconductor Inc ZL50020 Datasheet HTML 21Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 83 page
background image
ZL50020
Data Sheet
17
Zarlink Semiconductor Inc.
input streams were operating at 16.384 Mbps (256 channels per stream), this would result in 8192 channels.
Memory limitations prevent the device from operating at this capacity. A maximum capacity of 2048 channels will
occur if eight of the streams are operating at 16.384 Mbps, half of the streams are operating at 8.192 Mbps or all
streams operating at 4.096 Mbps. With all streams operating at 2.048 Mbps, the capacity will be reduced to 1024
channels. However, as each stream can be programmed to a different data rate, any combination of data rates can
be achieved, as long as the total channel count does not exceed 2048 channels. It should be noted that only full
stream can be programmed for use. The device does not allow fractional streams. External High Impedance
Control, STOHZ0 - 15.
There are 16 external high impedance control signals, STOHZ0 - 15, that are used to control the external drivers for
per-channel high impedance operations. Only the first sixteen ST-BUS/GCI-Bus (STio0 - 15) outputs are provided
with corresponding STOHZ signals. The STOHZ outputs deliver the appropriate number of control timeslot
channels based on the output stream data rate. Each control timeslot lasts for one channel time. When the ODE pin
is high and the OSB (bit 2) of the Control Register (CR) is also high, STOHZ0 - 15 are enabled. When the ODE pin,
OSB (bit 2) of the Control Register (CR) or the RESET pin is low, STOHZ0 - 15 are driven high, together with all the
ST-BUS/GCI-Bus outputs being tristated. Under normal operation, the corresponding STOHZ outputs of any
unused ST-BUS/GCI-Bus channel (high impedance) are driven high. Refer to Figure 16 on page 28 for a
diagrammatical explanation.
4.1
Input Clock (CKi) and Input Frame Pulse (FPi) Timing
The frequency of the input clock (CKi) for the ZL50020 depends on the operation mode selected. In divided clock
mode, CKi must be at least twice the highest input or output data rate. For example, if the highest input data rate is
4.096 Mbps and the highest output data rate is 8.192 Mbps, the input clock, CKi, must be 16.384 MHz, which is
twice the highest overall data rate. The only exception to this is for 16.384 Mbps input or output data. In this case,
the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi. In multiplied clock
mode the frequency of CKi must be at least twice the highest input data rate regardless of the output data rate. An
APLL is used to multiple CKi to generate an internal clock that is used to output clocks and STio streams.
Following the example above, if the highest input data rate is 4.096 Mbps, the input clock, CKi, must be 8.192 MHz,
regardless of the output data rate. The only exception to this is for 16.384 Mbps input or output data. In this case,
the input clock, CKi, is equal to the data rate. The input frame pulse, FPi, must always follow CKi.
In either mode the user has to program the CKIN1 - 0 (bits 6 - 5) in the Control Register (CR) to indicate the width
of the input frame pulse and the frequency of the input clock supplied to the device.
l
Highest Input or Output
Data Rate
CKIN 1-0 Bits
Input Clock Rate (CKi)
Input Frame Pulse (FPi)
8.192 Mbps or 16.384 Mbps
00
16.384 MHz
8 kHz (61 ns wide pulse)
4.096 Mbps
01
8.192 MHz
8 kHz (122 ns wide pulse)
2.048 Mbps
10
4.096 MHz
8 kHz (244 ns wide pulse)
Table 1 - CKi and FPi Configurations for Divided Clock Modes
Highest Input Data Rate
CKIN 1-0 Bits
Input Clock Rate (CKi)
Input Frame Pulse (FPi)
8.192 Mbps or 16.384 Mbps
00
16.384 MHz
8 kHz (61 ns wide pulse)
4.096 Mbps
01
8.192 MHz
8 kHz (122 ns wide pulse)
2.048 Mbps
10
4.096 MHz
8 kHz (244 ns wide pulse)
Table 2 - CKi and FPi Configurations for Multiplied Clock Mode


Similar Part No. - ZL50020

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50021 ZARLINK-ZL50021 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021 ZARLINK-ZL50021 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAC ZARLINK-ZL50021GAC Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAC ZARLINK-ZL50021GAC Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021GAG2 ZARLINK-ZL50021GAG2 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
More results

Similar Description - ZL50020

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50023 ZARLINK-ZL50023 Datasheet
1Mb / 80P
   Enhanced 4 K Digital Switch
ZL50016 ZARLINK-ZL50016 Datasheet
678Kb / 81P
   Enhanced 1 K Digital Switch
ZL50016 ZARLINK-ZL50016_06 Datasheet
673Kb / 81P
   Enhanced 1 K Digital Switch
ZL50023 ZARLINK-ZL50023_06 Datasheet
612Kb / 83P
   Enhanced 4 K Digital Switch
ZL50019 ZARLINK-ZL50019 Datasheet
866Kb / 115P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50018 ZARLINK-ZL50018_06 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018 ZARLINK-ZL50018 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50019 ZARLINK-ZL50019_06 Datasheet
920Kb / 121P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50021_0611 ZARLINK-ZL50021_0611 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50015 ZARLINK-ZL50015_06 Datasheet
916Kb / 122P
   Enhanced 1 K Digital Switch with Stratum 4E DPLL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com