 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ZL50019 Datasheet(PDF) 58 Page - Zarlink Semiconductor Inc |
|
||||||||||||||||||||||||||||||
ZL50019 Datasheet(HTML) 58 Page - Zarlink Semiconductor Inc |
|
|
58 / 121 page  ZL50019 Data Sheet 58 Zarlink Semiconductor Inc. Bit Name Description 15 CKO4P Output Clock (CKo4) Polarity Selection When this bit is low, the output clock CKo4 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo4 rising edge aligns with the frame boundary. CKo4 is available in Master mode or in Slave mode with SLV_DPLLEN set. 14 CKO4SEL Output Clock (CKo4) Frequency Selection When this bit is low, the output clock CKo4 is 2.048 MHz. When this bit is high, the output clock CKo4 is 1.544 MHz. CKo4 is available in Master mode or in Slave mode with SLV_DPLLEN set. 13 - 12 CKOFPO3 SEL1 - 0 Output Clock (CKo3) Frequency and Output Frame Pulse (FPo3) Pulse Cycle Selection 11 CKO3P Output Clock (CKo3) Polarity Selection When this bit is low, the output clock CKo3 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo3 rising edge aligns with the frame boundary. 10 FPO3P Output Frame Pulse (FPo3) Polarity Selection When this bit is low, the output frame pulse FPo3 has the negative frame pulse format. When this bit is high, the output frame pulse FPo3 has the positive frame pulse format. 9FPO3POS Output Frame Pulse (FPo3) Position When this bit is low, FPo3 straddles frame boundary (as defined by ST-BUS). When this bit is high, FPo3 starts from frame boundary (as defined by GCI-Bus). 8CKO2P Output Clock (CKo2) Polarity Selection When this bit is low, the output clock CKo2 falling edge aligns with the frame boundary. When this bit is high, the output clock CKo2 rising edge aligns with the frame boundary. 7FPO2P Output Frame Pulse (FPo2) Polarity Selection When this bit is low, the output frame pulse FPo2 has the negative frame pulse format. When this bit is high, the output frame pulse FPo2 has the positive frame pulse format. Table 21 - Output Clock and Frame Pulse Selection Register (OCFSR) Bits External Read/Write Address: 0004H Reset Value: 0000H 15 14 13 12 11 10 987 65 4 3 21 0 CKO4 P CKO4 SEL CKO FPO3 SEL1 CKO FPO3 SEL0 CKO3 P FPO3 P FPO3 POS CKO2 P FPO2 P FPO2 POS CKO1 P FPO1 P FPO1 POS CKO0 P FPO0 P FPO0 POS CKOFPO3 SEL1 - 0 FPo3 CKo3 00 244 ns 4.096 MHz 01 122 ns 8.192 MHz 10 61 ns 16.384 MHz 11 30 ns 32.768 MHz |
Similar Part No. - ZL50019_06 |
|
Similar Description - ZL50019_06 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
