Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ZL50019 Datasheet(PDF) 47 Page - Zarlink Semiconductor Inc

Part # ZL50019
Description  Enhanced 2 K Digital Switch with Stratum 4E DPLL
Download  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

ZL50019 Datasheet(HTML) 47 Page - Zarlink Semiconductor Inc

Back Button ZL50019_06 Datasheet HTML 43Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 44Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 45Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 46Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 47Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 48Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 49Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 50Page - Zarlink Semiconductor Inc ZL50019_06 Datasheet HTML 51Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 121 page
background image
ZL50019
Data Sheet
47
Zarlink Semiconductor Inc.
17.3
Software Reset
In addition to the hardware reset from the RESET pin, the device can also be reset by using software reset. There
are two software reset bits in the Software Reset Register (SRR). SRSTDPLL (bit 0) is used to reset the DPLL while
SRSTSW (bit 1) resets the rest of the switch.
18.0
Pseudo Random Bit Generation and Error Detection
The ZL50019 has one Bit Error Rate (BER) transmitter and one BER receiver for each pair of input and output
streams, resulting in 32 transmitters connected to the output streams and 32 receivers associated with the input
streams. Each transmitter can generate a BER sequence with a pattern of 215-1 pseudorandom code (ITU O.151).
Each transmitter can start at any location on the stream and will last for a minimum of 1 channel to a maximum of 1
frame time (125
µs). The BER receivers and transmitters are enabled by programming the RBEREN (bit 5) and
TBEREN (bit 4) in the IMS register. In order to save power, the 32 transmitters and/or receivers can be disabled.
(This is the default state.)
Multiple connection memory locations can be programmed for BER tests such that the BER patterns can be
transmitted for multiple consecutive output channels. If consecutive input channels are not selected, the BER
receiver will not compare the bit patterns correctly. The number of output channels which the BER pattern occupies
has to be the same as the number of channels defined in the BER Length Register (BRLR) which defines how
many BER channels are to be monitored by the BER receiver.
For each input stream, there is a set of registers for the BER test. The registers are as follows:
• BER Receiver Control Register (BRCR) - ST[n]CBER (bit 1) is used to clear the Bit Receiver Error Register
(BRER). ST[n]SBER (bit 0) is used to enable the per-stream BER receiver.
• BER Receiver Start Register (BRSR) - ST[n]BRS7 - 0 (bit 7 - 0) defines the input channel from which the
BER sequence will start to be compared.
• BER Receiver Length Register (BRLR) - ST[n]BL8 - 0 (bit 8 - 0) define how many channels the sequence
will last. Depending on the data rate being used, the BER test can last for a maximum of 32, 64, 128 or 256
channels at the data rates of 2.048, 4.096, 8.192 or 16.384 Mbps, respectively. The minimum length of the
BER test is a single channel. The user must take care to program the correct channel length for the BER test
so that the channel length does not exceed the total number of channels available in the stream.
• BER Receiver Error Register (BRER) - This read-only register contains the number of counted errors. When
the error count reaches 0xFFFF, the BER counter will stop updating so that it will not overflow. ST[n]CBER
(bit 1) in the BER Receiver Control Register is used to reset the BRER register.
For normal BER operation, CMM (bit 0) must be 1 in the Connection Memory Low (CM_L). PCC1 - 0 (bits 2 - 1) in
the Connection Memory Low must be programmed to “10” to enable the per-stream based BER transmitters. For
each stream, the length (or total number of channels) of BER testing can be as long as one whole frame, but the
channels MUST be consecutive. Upon completion of programming the connection memory, the corresponding BER
receiver can be started by setting ST[n]SBER (bit 0) in the BRCR to high. There must be at least 2 frames (250
µs)
between completion of connection memory programming and starting the BER receiver before the BER receiver
can correctly identify BER errors. A 16 bit BER counter is used to count the number of bit errors.


Similar Part No. - ZL50019_06

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50019GAC ZARLINK-ZL50019GAC Datasheet
866Kb / 115P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50019QCC ZARLINK-ZL50019QCC Datasheet
866Kb / 115P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
More results

Similar Description - ZL50019_06

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
ZL50019 ZARLINK-ZL50019 Datasheet
866Kb / 115P
   Enhanced 2 K Digital Switch with Stratum 4E DPLL
ZL50015 ZARLINK-ZL50015_06 Datasheet
916Kb / 122P
   Enhanced 1 K Digital Switch with Stratum 4E DPLL
ZL50015 ZARLINK-ZL50015 Datasheet
926Kb / 122P
   Enhanced 1 K Digital Switch with Stratum 4E DPLL
ZL50022 ZARLINK-ZL50022_06 Datasheet
929Kb / 121P
   Enhanced 4 K Digital Switch with Stratum 4E DPLL
ZL50022 ZARLINK-ZL50022 Datasheet
939Kb / 121P
   Enhanced 4 K Digital Switch with Stratum 4E DPLL
ZL50018 ZARLINK-ZL50018 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50018 ZARLINK-ZL50018_06 Datasheet
1Mb / 136P
   2 K Digital Switch with Enhanced Stratum 3 DPLL
ZL50021_0611 ZARLINK-ZL50021_0611 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50021 ZARLINK-ZL50021 Datasheet
1,011Kb / 136P
   Enhanced 4 K Digital Switch with Stratum 3 DPLL
ZL50020 ZARLINK-ZL50020 Datasheet
682Kb / 83P
   Enhanced 2 K Digital Switch
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com