Electronic Components Datasheet Search |
|
ZL50010 Datasheet(PDF) 8 Page - Zarlink Semiconductor Inc |
|
ZL50010 Datasheet(HTML) 8 Page - Zarlink Semiconductor Inc |
8 / 87 page ZL50010 Data Sheet 8 Zarlink Semiconductor Inc. Changes Summary The following table captures the changes from the July 2004 issue. Page Item Change 12, 35, 45 (1) Pin Descritpion - Signal XTALi (2) 2.9.3 “DPLL Bypass Mode“ (3) 3.0 “Oscillator Requirements“ • Clarified initialization input clock requirement in DPLL Bypass mode. 18 2.1.4 “Improved Input Jitter Tolerance with Frame Boundary Determinator“ • Added a new section to describe the improved input jitter tolerance with the frame boundary determinator. 51 Table 17 - “Control Register (CR) Bits“ - bits “FBDMODE“ and “FBDEN“ • Renamed bit 15 from Unused to FBDMODE and added description to clarify the frame boundary determinator operation. • Clarified FBDEN description. |
Similar Part No. - ZL50010_06 |
|
Similar Description - ZL50010_06 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |