Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

NT5DS32M8AW-8B Datasheet(PDF) 1 Page - List of Unclassifed Manufacturers

Part # NT5DS32M8AW-8B
Description  256Mb Double Data Rate SDRAM
Download  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

NT5DS32M8AW-8B Datasheet(HTML) 1 Page - List of Unclassifed Manufacturers

  NT5DS32M8AW-8B Datasheet HTML 1Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 2Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 3Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 4Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 5Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 6Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 7Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 8Page - List of Unclassifed Manufacturers NT5DS32M8AW-8B Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 78 page
background image
NT5DS64M4AT NT5DS64M4AW
NT5DS32M8AT NT5DS32M8AW
256Mb Double Data Rate SDRAM
REV 1.1
12/2001
1
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Features
• Double data rate architecture: two data transfers per
clock cycle
• Bidirectional data strobe (DQS) is transmitted and
received with data, to be used in capturing data at the
receiver
• DQS is edge-aligned with data for reads and is center-
aligned with data for writes
• Differential clock inputs (CK and CK)
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and
data mask referenced to both edges of DQS
• Burst lengths: 2, 4, or 8
• CAS Latency: 2, 2.5
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8
µs Maximum Average Periodic Refresh Interval
• 2.5V (SSTL_2 compatible) I/O
• VDDQ = 2.5V ± 0.2V
• VDD = 2.5V ± 0.2V
• -7K parts support PC2100 modules.
-75B parts support PC2100 modules
-8B parts support PC1600 modules
Description
The 256Mb DDR SDRAM is a high-speed CMOS, dynamic
random-access memory containing 268,435,456 bits. It is
internally configured as a quad-bank DRAM.
The 256Mb DDR SDRAM uses a double-data-rate architec-
ture to achieve high-speed operation. The double data rate
architecture is essentially a 2n prefetch architecture with an
interface designed to transfer two data words per clock cycle
at the I/O pins. A single read or write access for the 256Mb
DDR SDRAM effectively consists of a single 2n-bit wide, one
clock cycle data transfer at the internal DRAM core and two
corresponding n-bit wide, one-half-clock-cycle data transfers
at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver. DQS
is a strobe transmitted by the DDR SDRAM during Reads
and by the memory controller during Writes. DQS is edge-
aligned with data for Reads and center-aligned with data for
Writes.
The 256Mb DDR SDRAM operates from a differential clock
(CK and CK; the crossing of CK going high and CK going
LOW is referred to as the positive edge of CK). Commands
(address and control signals) are registered at every positive
edge of CK. Input data is registered on both edges of DQS,
and output data is referenced to both edges of DQS, as well
as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst ori-
ented; accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an Active
command, which is then followed by a Read or Write com-
mand. The address bits registered coincident with the Active
command are used to select the bank and row to be
accessed. The address bits registered coincident with the
Read or Write command are used to select the bank and the
starting column location for the burst access.
The DDR SDRAM provides for programmable Read or Write
burst lengths of 2, 4 or 8 locations. An Auto Precharge func-
tion may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst access.
As with standard SDRAMs, the pipelined, multibank architec-
ture of DDR SDRAMs allows for concurrent operation,
thereby providing high effective bandwidth by hiding row pre-
charge and activation time.
An auto refresh mode is provided along with a power-saving
power-down mode. All inputs are compatible with the JEDEC
Standard for SSTL_2. All outputs are SSTL_2, Class II com-
patible.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode
of operation.
CAS Latency and Frequency
CAS Latency
Maximum Operating Frequency (MHz)*
DDR266A
(-7K)
DDR266B
(-75B)
DDR200
(-8B)
2
133
100
100
2.5
143
133
125
* Values are nominal (exact tCK should be used).


Similar Part No. - NT5DS32M8AW-8B

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
NT5DS32M8AW-6 ETC-NT5DS32M8AW-6 Datasheet
269Kb / 27P
   256Mb DDR333/300 SDRAM
NT5DS32M8AW-66 ETC-NT5DS32M8AW-66 Datasheet
269Kb / 27P
   256Mb DDR333/300 SDRAM
More results

Similar Description - NT5DS32M8AW-8B

ManufacturerPart #DatasheetDescription
logo
Eorex Corporation
EM42AM1684RTA EOREX-EM42AM1684RTA Datasheet
321Kb / 19P
   256Mb (4M횞4Bank횞16) Double DATA RATE SDRAM
EM42AM1684RTB EOREX-EM42AM1684RTB Datasheet
238Kb / 19P
   256Mb (4M횞4Bank횞16) Double DATA RATE SDRAM
EM42AM1684RBA EOREX-EM42AM1684RBA Datasheet
294Kb / 19P
   256Mb (4M횞4Bank횞16) Double DATA RATE SDRAM
EM44AM1684LBA EOREX-EM44AM1684LBA Datasheet
1,014Kb / 29P
   256Mb (4M횞4Bank횞16) Double DATA RATE 2 SDRAM
EM44AM1684LBC EOREX-EM44AM1684LBC Datasheet
408Kb / 29P
   256Mb (4M횞4Bank횞16) Double DATA RATE 2 SDRAM
logo
List of Unclassifed Man...
VDD7616A4A ETC-VDD7616A4A Datasheet
548Kb / 9P
   DOUBLE DATA RATE SDRAM
logo
A-Data Technology
ADD8616A8A A-DATA-ADD8616A8A Datasheet
545Kb / 9P
   DOUBLE DATA RATE SDRAM
Rev 2 April, 2002
logo
List of Unclassifed Man...
VDD8616A8A ETC1-VDD8616A8A Datasheet
500Kb / 9P
   Double Data Rate SDRAM
logo
Eorex Corporation
EM42CM1684RTA EOREX-EM42CM1684RTA_15 Datasheet
405Kb / 22P
   Double DATA RATE SDRAM
EM42BM3284LBA EOREX-EM42BM3284LBA_15 Datasheet
724Kb / 24P
   Double DATA RATE SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com