Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

UG42 Datasheet(PDF) 6 Page - ATMEL Corporation

Part # UG42
Description  0.6um ULC Series
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

UG42 Datasheet(HTML) 6 Page - ATMEL Corporation

  UG42 Datasheet HTML 1Page - ATMEL Corporation UG42 Datasheet HTML 2Page - ATMEL Corporation UG42 Datasheet HTML 3Page - ATMEL Corporation UG42 Datasheet HTML 4Page - ATMEL Corporation UG42 Datasheet HTML 5Page - ATMEL Corporation UG42 Datasheet HTML 6Page - ATMEL Corporation UG42 Datasheet HTML 7Page - ATMEL Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 7 page
background image
UG Series
5–6
Rev. B
25 May. 98
Power Consumption
Static Power Consumption for UG Series ULCs
There are three main factors to consider:
Leakage in the core:
PLC = VDD * ICCSB * number of used gates
Leakage in inputs and tri-stated outputs:
PLIO = VDD * (IIX * N + IOZ * M)
where: N = number of inputs
M = number of tri-stated outputs
Care must be taken to include the appropriate
figure for pins with pull-ups or pull-downs. In
practice, the static consumption calculation is
typically done to determine the standby current
of a device; in this case only those pins sourcing
current should be included, i.e. where VIN or
VOUT = VDD.
Dc power dissipation in driving I/O buffers due to
resistive loads:
In practice, the static consumption calculation is
typically done to determine the standby current
of a device, and under circumstances where all of
the outputs are tri-stated or in input mode. So this
term is zero.
Global formula for static consumption:
PSB = PLC + PLIO
Dynamic Power Consumption for UG Series
ULCs
There are four main factors to consider:
Static power dissipation is negligible compared to
dynamic and can be ignored.
Dc power dissipation in I/O buffers due to resistive
loads:
P1 (mW) = VOL * Σn (DLn * IOLn) + ( VDD – VOH)
*
Σn (DHn * IOHn)
where:
Σn is a summation over all of the outputs
and I/Os.
IOLn and IOHn are the appropriate values for
driver n
DLn = percentage of time n is being driven to VOL
DHn = percentage of time n is being driven to
VOH
It is difficult to obtain an exact value for this
factor, since it is determined primarily by
external system parameters.
However, in
practice this can be simplified to one of two cases
where the device is either driving CMOS loads or
driving TTL loads.
CMOS loads can be
approximated
as
purely
capacitive
loads,
allowing this term to be treated as zero. TTL
loads source significant current in the low state,
but not the
high state, allowing the second
summation to be ignored. If a 50% duty cycle is
assumed for dynamic outputs driving TTL loads,
this can be approximated as:
P1 (mW) = VOL * (Σn * IOLn/2 + Σm * IOLm) (TTL
loads)
where n are dynamic outputs and m are static low
outputs.
Dynamic power dissipation for the internal gates:
P2 (mW) = VDD * IDDOP * Σg (Nf * fg)/1000
where:
Nf = number of gates toggling at
frequency fg
fg = clock frequency of internal logic in MHz
Note: If the actual toggle rates are not known, a
rule of thumb is to assume that the average used
gate is toggling at one half of the input clock
frequency.
Dynamic power dissipation in the outputs:
P3 (mW) = VDD2 * Σn fn * (COUT + Cn)/1000
where: fn = clocking frequency in MHz of output
n
Cn = output load capacitance in pF of output n
COUT
=
output
capacitance
from
DC
Characteristics
Global formula for dynamic consumption:
P = P1 + P2 + P3
Example:
Static calculation
A 100-pin ULC with 3000 used gates, 10 inputs,
20 I/Os in input mode, 40 outputs all tri-stated.
No pull-ups or pull-downs. Half of the pins are at
VDD, half at VSS. Input clock is not toggling. For
this example only the current calculation is
desired, so the VDD term in the equations is
dropped.
PLC = 1 * 3000 = 3 mA
PLIO = ((10 + 20) * 5 + 40 * 5)/2 = 105 mA
PSB = 3 + 105 = 108 mA
Dynamic Calculation
We take a 16-bit resettable ripple counter which
is approximately 100 gates, operating at a clock
frequency of 33 MHz, which gives an average
clock frequency of 33 MHz/16 for each bit and
each output. There are no static outputs on this
device. Operation is at 5 V, and 6-mA outputs are
used and loaded at 25 pF. The output buffers are
driving CMOS loads.


Similar Part No. - UG42

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
UG4256G6412FQG0 ETC2-UG4256G6412FQG0 Datasheet
111Kb / 3P
   2M Bytes (256K x 64) SGRAM 144Pin SODIMM based on 256K x 32
UG42S6442HSG ETC2-UG42S6442HSG Datasheet
185Kb / 2P
   16M Bytes (2M x 64 bits) PC100 SDRAM Unbuffered SODIMM
UG42S6442HSG-PH ETC2-UG42S6442HSG-PH Datasheet
185Kb / 2P
   16M Bytes (2M x 64 bits) PC100 SDRAM Unbuffered SODIMM
UG42S6442HSG-PL ETC2-UG42S6442HSG-PL Datasheet
185Kb / 2P
   16M Bytes (2M x 64 bits) PC100 SDRAM Unbuffered SODIMM
UG42W6414GSG ETC2-UG42W6414GSG Datasheet
200Kb / 2P
   16M Bytes (2M x 64 bits) EDO Mode Unbuffered SODIMM
More results

Similar Description - UG42

ManufacturerPart #DatasheetDescription
logo
UN Semiconducctor INC
ESD05V72T-ULC UNSEMI-ESD05V72T-ULC Datasheet
124Kb / 1P
   ESD05V72T-ULC
2023-06-20
logo
ATMEL Corporation
ATU18 ATMEL-ATU18 Datasheet
186Kb / 12P
   0.18um ULC Series with Embedded DPRAM
UA1 ATMEL-UA1 Datasheet
125Kb / 8P
   0.35 關m ULC
UA1E ATMEL-UA1E Datasheet
152Kb / 11P
   0.35 um ULC Series with Embedded DPRAM
logo
TDK Electronics
SD0201SL-ULC101 TDK-SD0201SL-ULC101 Datasheet
419Kb / 12P
   WL-CSP0201 Slim-line, ULC type
2021-04-07 Version: 1
SD01005SL-ULC102 TDK-SD01005SL-ULC102 Datasheet
665Kb / 14P
   Ultra-low clamping and capacitance (ULC) type
2022-07-14 Version: 1
SD01005SL-ULC101 TDK-SD01005SL-ULC101 Datasheet
563Kb / 12P
   WL-CSP01005 Slim-line, ULC type
2021-04-07 Version: 1
SD0201SL-ULC102 TDK-SD0201SL-ULC102 Datasheet
612Kb / 14P
   Ultra-low clamping and capacitance (ULC) type
2022-10-12 Version: 1
logo
Molex Electronics Ltd.
0850130361 MOLEX9-0850130361 Datasheet
129Kb / 5P
   2.54mm (.100") Pitch DIN 41612 Header, Style R Reverse,0.6um (24u") Selective Gold (Au), 32 Circuits
0850131108 MOLEX9-0850131108 Datasheet
141Kb / 5P
   2.54mm (.100") Pitch DIN 41612 Header, Vertical, Style R Reverse, 0.6um (24u") Selective Gold (Au)
More results


Html Pages

1 2 3 4 5 6 7


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com