Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

CS5016-KP32 Datasheet(PDF) 3 Page - Cirrus Logic

Part No. CS5016-KP32
Description  16, 14 & 12-Bit, Self-Calibrating A/D Converters
Download  46 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CIRRUS [Cirrus Logic]
Homepage  http://www.cirrus.com
Logo 

CS5016-KP32 Datasheet(HTML) 3 Page - Cirrus Logic

 
Zoom Inzoom in Zoom Outzoom out
 3 / 46 page
background image
CS5012A ANALOG CHARACTERISTICS (continued)
CS5012A-K
CS5012A-B
CS5012-T
Parameter*
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Units
Specified Temperature Range
0 to +70
-40 to +85
-55 to +125
°C
Analog Input
Aperture Time
25
25
25
ns
Aperture Jitter
100
100
100
ps
Input Capacitance
(Note 4)
Unipolar Mode CS5012
CS5012A
Bipolar Mode
CS5012
CS5012A
275
103
165
72
375
137
220
96
275
103
165
72
375
137
220
96
275
103
165
72
375
137
220
96
pF
pF
pF
pF
Conversion & Throughput
Conversion Time
-7
(Notes 5 and 6)
-12
7.2
12.25
7.2
12.25
12.25
µs
µs
Acquisition Time
-7
(Note 6)
-12
2.5
3.0
2.8
3.75
2.5
3.0
2.8
3.75
3.0
3.75
µs
µs
Throughput
-7
(Note 6)
-12
100
62.5
100
62.5
62.5
kHz
kHz
Power Supplies
DC Power Supply Currents
(Note 7)
IA+
IA-
(CS5012)
ID+
(CS5012A)
ID+
ID-
12
-12
3
6
-3
19
-19
6
7.5
-6
12
-12
3
6
-3
19
-19
6
7.5
-6
12
-12
3
-3
19
-19
6
-6
mA
mA
mA
mA
mA
Power Dissipation
(Note 7)
150
250
150
250
150
250
mW
Power Supply Rejection
(Note 8)
Positive Supplies
Negative Supplies
84
84
84
84
84
84
dB
dB
Notes:
4. Applies only in track mode. When converting or calibrating, input capacitance will not exceed 15 pF.
5. Measured from falling transition on HOLD to falling transition on EOC.
6. Conversion, acquisition, and throughput times depend on CLKIN, sampling, and calibration conditions.
The numbers shown assume sampling and conversion is synchronized with the CS5012A/14/16 ’s
conversion clock, interleave calibrate is disabled, and operation is from the full-rated, external clock.
Refer to the section
Conversion Time/Throughput for a detailed discussion of conversion timing.
7. All outputs unloaded. All inputs CMOS levels.
8. With 300 mV p-p, 1 kHz ripple applied to each analog supply separately in bipolar mode. Rejection
improves by 6 dB in the unipolar mode to 90 dB. Figure 13 shows a plot of typical power supply
rejection versus frequency.
CS5012A
DS14F6
2-9


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn