Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

PCF85116-3 Datasheet(PDF) 1 Page - NXP Semiconductors

Part No. PCF85116-3
Description  2048 x 8-bit CMOS EEPROM with I2C-bus interface
Download  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF85116-3 Datasheet(HTML) 1 Page - NXP Semiconductors

  PCF85116-3 Datasheet HTML 1Page - NXP Semiconductors PCF85116-3 Datasheet HTML 2Page - NXP Semiconductors PCF85116-3 Datasheet HTML 3Page - NXP Semiconductors PCF85116-3 Datasheet HTML 4Page - NXP Semiconductors PCF85116-3 Datasheet HTML 5Page - NXP Semiconductors PCF85116-3 Datasheet HTML 6Page - NXP Semiconductors PCF85116-3 Datasheet HTML 7Page - NXP Semiconductors PCF85116-3 Datasheet HTML 8Page - NXP Semiconductors PCF85116-3 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 21 page
background image
× 8-bit CMOS EEPROM with I2C-bus interface
Rev. 04 — 25 October 2004
Product data
The PCF85116-3 is an 16 kbits (2048
× 8-bit) floating gate Electrically Erasable
Programmable Read Only Memory (EEPROM). By using redundant EEPROM cells it
is fault tolerant to single bit errors. In most cases multi bit errors are also covered.
This feature dramatically increases reliability compared to conventional EEPROM
memories. Power consumption is low due to the full CMOS technology used. The
programming voltage is generated on-chip, using a voltage multiplier.
As data bytes are received and transmitted via the serial I2C-bus, a package using
eight pins is sufficient. Only one PCF85116-3 device is required to support all eight
blocks of 256
× 8-bit each.
Timing of the E/W cycle is carried out internally, thus no external components are
required. A write-protection input at pin 7 (WP) allows disabling of write-commands
from the master by a hardware signal. When pin 7 is HIGH, data in the EEPROM are
protected. The data bytes received will not be acknowledged by the PCF85116-3 and
the EEPROM contents are not changed.
Remark: The PCF85116-3 is pin and address compatible to the PCx85xxC-2 family.
The PCF85116-3 covers the whole address space of 16 kbits; address inputs are no
longer needed. Therefore, pins 1 to 3 are not connected. The write-protection input
(WP) is on pin 7.
s Low power CMOS:
x maximum operating current 1.0 mA
x maximum standby current 10
µA (at 5.5 V), typical 4 µA
s Non-volatile storage of 16 kbits organized as eight blocks of 256
× 8-bit each
s Single supply with full operation down to 2.7 V
s On-chip voltage multiplier
s Serial input/output I2C-bus (100 kbit/s standard-mode and 400 kbit/s fast-mode)
s Write operations: multi byte write mode up to 32 bytes
s Write-protection input
s Read operations:
x sequential read
x random read
s Internal timer for writing (no external components)
s Power-on reset
s High reliability by using redundant EEPROM cells

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn