Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCF85116-3 Datasheet(PDF) 6 Page - NXP Semiconductors

Part No. PCF85116-3
Description  2048 x 8-bit CMOS EEPROM with I2C-bus interface
Download  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

PCF85116-3 Datasheet(HTML) 6 Page - NXP Semiconductors

Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
Philips Semiconductors
PCF85116-3
2048
× 8-bit CMOS EEPROM with I2C-bus interface
Product data
Rev. 04 — 25 October 2004
6 of 21
9397 750 14217
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The master receiver must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge
clock pulse in such a way that the SDA line is stable LOW during the HIGH period of
the acknowledge related clock pulse.
Set-up and hold times must be taken into account. A master receiver must signal an
end of data to the slave transmitter by not generating an acknowledge on the last byte
that has been clocked out of the slave. In this event, the transmitter must leave the
data line HIGH to enable the master generation of the STOP condition.
8.1.3
Device addressing
Following a START condition, the bus master must output the address of the slave it
is accessing. The four MSBs of the slave address are the device type identifier (see
Figure 3). For the PCF85116-3 this is fixed to ‘1010’.
The next three significant bits of the slave address field (B3, B2, B1) are the block
selection bits. It is used by the host to select one out of eight blocks
(1 block = 256 bytes of memory). These are, in effect, the three most significant bits
of the word address.
The last bit of the slave address (R/W) defines the operation to be performed. When
R/W is set to logic 1, a read operation is selected.
8.1.4
Write operations
Byte/word write: For a write operation, the PCF85116-3 requires a second address
field. This address field is a word address providing access to any one of the eight
blocks of memory. Upon receipt of the word address, the PCF85116-3 responds with
an acknowledge and awaits the next eight bits of data, again responding with an
acknowledge. Word address is automatically incremented. The master can now
terminate the transfer by generating a STOP condition.
After this STOP condition, the E/W cycle starts and the bus is free for another
transmission. Its duration is a maximum of 10 ms.
During the E/W cycle the slave receiver does not send an acknowledge bit if
addressed via the I2C-bus.
Page write: The PCF85116-3 is capable of a 32-byte page write operation. It is
initiated in the same manner as the byte write operation. The master can transmit up
to 32 data bytes within one transmission. After receipt of each byte, the PCF85116-3
will respond with an acknowledge. The master terminates the transfer by generating a
STOP condition. The maximum total E/W time in this mode is 10 ms.
Fig 3.
Slave address.
 === &%
101
0
B3 B2 B1 R/W
FIXED
SOFTWARE
SELECTABLE


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn