Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

LTC1705 Datasheet(PDF) 13 Page - Linear Technology

Part No. LTC1705
Description  Dual 550kHz Synchronous Switching Regulator Controller with 5-Bit VID and 150mA LDO
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1705 Datasheet(HTML) 13 Page - Linear Technology

Back Button LTC1705 Datasheet HTML 9Page - Linear Technology LTC1705 Datasheet HTML 10Page - Linear Technology LTC1705 Datasheet HTML 11Page - Linear Technology LTC1705 Datasheet HTML 12Page - Linear Technology LTC1705 Datasheet HTML 13Page - Linear Technology LTC1705 Datasheet HTML 14Page - Linear Technology LTC1705 Datasheet HTML 15Page - Linear Technology LTC1705 Datasheet HTML 16Page - Linear Technology LTC1705 Datasheet HTML 17Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 28 page
background image
LTC1705
13
output, the duty cycle will be set at 1.5/5 • 100% or 30%
by the feedback loop. This will give roughly a 540ns on-
time for QT and a 1.26
µs on-time for QB.
This constant frequency operation brings with it a couple
of benefits. Inductor and capacitor values can be chosen
with a precise operating frequency in mind and the feed-
back loop components can be similarly tightly specified.
Noise generated by the circuit will always be in a known
frequency band with the 550kHz frequency designed to
leave the 455kHz IF band free of interference. Subharmonic
oscillation and slope compensation, common headaches
with constant frequency current mode switchers, are
absent in voltage mode designs like the LTC1705.
During the time that QT is on, its source (the SW pin) is at
VIN. VIN is also the power supply for the LTC1705. How-
ever, QT requires VIN+VGS(ON) at its gate to achieve mini-
mum RON. This presents a problem for the LTC1705—it
needs to generate a gate drive signal at TG higher than its
highest supply voltage. To accomplish this, the TG driver
runs from floating supplies, with its negative supply
attached to SW and its power supply at BOOST. This
allows it to slew up and down with the source of QT. In
combination with a simple external charge pump (Figure
2), this allows the LTC1705 to completely enhance the
gate of QT without requiring an additional, higher supply
voltage.
The two channels of the LTC1705 run from a common
clock, with the phasing chosen to be 180
° from the core
side to the I/O side. This has the effect of doubling the
frequency of the switching pulses seen by the input
bypass capacitor, lowering the RMS current seen by the
capacitor and reducing the value required.
Feedback Amplifier
Each side of the LTC1705 senses the output voltage at
VOUT with an internal feedback op amp (see Block Dia-
gram). This is a real op amp with a low impedance output,
85dB open-loop gain and 20MHz gain bandwidth product.
The positive input is connected internally to an 800mV
reference, while the negative input is connected to the FB
pin. The output is connected to COMP, which is in turn
connected to the soft-start circuitry and from there to the
PWM generator.
Unlike many regulators that use a resistor divider con-
nected to a high impedance feedback input, the LTC1705
is designed to use an inverting summing amplifier topol-
ogy with the FB pin configured as a virtual ground. This
allows flexibility in choosing pole and zero locations not
available with simple gm configurations. In particular, it
allows the use of “Type 3” compensation, which provides
a phase boost at the LC pole frequency and significantly
improves loop phase margin (see Figure 3). Note that the
core side of the LTC1705 includes R1 and RB internally as
part of the VID DAC circuitry.
APPLICATIO S I FOR ATIO
TG
SW
BG
PGND
LTC1705
QT
CIN
QB
L
+
COUT
1705 F01
VOUT
VIN
+
TG
CCP
DCP
BOOST
SW
BG
PGND
PVCC
LTC1705
QT
CIN
QB
L
+
COUT
1705 F02
VOUT
VIN
+
+
FB
0.8V
R1
FB
VOUT
LTC1705
COMP
1705 F03
R3
C3
C2
RB
R2
C1
Figure 2. Floating TG Driver Supply
Figure 1. Synchronous Buck Architecture
Figure 3. "Type 3" Feedback Loop (I/O Channel)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn