Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

LTC1705 Datasheet(PDF) 12 Page - Linear Technology

Part No. LTC1705
Description  Dual 550kHz Synchronous Switching Regulator Controller with 5-Bit VID and 150mA LDO
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1705 Datasheet(HTML) 12 Page - Linear Technology

Back Button LTC1705 Datasheet HTML 8Page - Linear Technology LTC1705 Datasheet HTML 9Page - Linear Technology LTC1705 Datasheet HTML 10Page - Linear Technology LTC1705 Datasheet HTML 11Page - Linear Technology LTC1705 Datasheet HTML 12Page - Linear Technology LTC1705 Datasheet HTML 13Page - Linear Technology LTC1705 Datasheet HTML 14Page - Linear Technology LTC1705 Datasheet HTML 15Page - Linear Technology LTC1705 Datasheet HTML 16Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
High Efficiency
The LTC1705 core and I/O supplies use a synchronous
step-down (buck) architecture, with two external N-chan-
nel MOSFETs per output. A floating topside driver and a
simple external charge pump provide full gate drive to
each upper MOSFET. The voltage mode feedback loops
and MOSFET VDS current limit sensing circuits remove the
need for external current sense resistors, eliminating
external components and the corresponding power losses
in the high current paths. Properly designed circuits using
low gate charge MOSFETs are capable of efficiencies
exceeding 90% over a wide range of output voltages and
load currents.
VID Programming
The LTC1705 includes an onboard feedback network that
programs the core output voltage in accordance with the
Intel Mobile VID specification (Table 1). This network
includes a 10k resistor connected between SENSEC and
FBC and a variable value resistor connected between FBC
and GND, with the value set by the digital code present at
the VID4:0 pins. Connect SENSEC to VOUTC to allow the
network to monitor the output voltage. No additional
feedback components are required to set the output volt-
age of the core controller, although loop compensation
components are still required. Each VID
n pin includes an
internal 30k pull-up resistor, allowing it to float high if left
unconnected. The pull-up resistors connect to VCCthrough
diodes (see Block Diagram), allowing the VID
n pins to be
pulled above VCC without damage.
Note that codes 01111 and 11111, defined by Intel to
indicate “no CPU present, ” do generate output voltages at
VOUTC (1.25V and 0.9V, respectively). Also, note that the
I/O and CLK outputs on the LTC1705 are not connected to
the VID circuitry and work independently from the core
Linear Regulator and Thermal Shutdown
The LTC1705 CLK output is an easy to use monolithic LDO.
The VINCLK pin powers the regulator and an internal
P-channel MOS transistor provides the output current at
the 2.5V output. An external 10
µF capacitor frequency
compensates the linear regulator feedback loop. The CLK
output is short-circuit protected and the built-in thermal
shutdown circuit turns off all three regulator outputs
should the LTC1705 junction temperature exceed 155
The LTC1705 dual switching regulator controller includes
two independent regulator channels. The two switching
regulator controllers and their corresponding external
components act independently of each other with the
exception of the common input bypass capacitor. The
RUN/SS and PGOOD pins also affect both channels. In the
following discussions, when a pin is referred to without
mentioning which side is involved, that discussion applies
equally to both sides.
Switching Architecture
Each half of the LTC1705 is designed to operate as a
synchronous buck converter (Figure 1). Each channel
includes two high power MOSFET gate drivers to control
external N-channel MOSFETs QT and QB. The core drivers
have 0.5
Ω output impedances and can carry well over an
amp of continuous current with peak currents up to 5A to
slew large MOSFET gates quickly. The I/O drivers have 2
output impedances. The external MOSFETs are connected
with the drain of QT attached to the input supply and the
source of QT at the switching node SW. QB is the synchro-
nous rectifier with its drain at SW and its source at PGND.
SW is connected to one end of the inductor, with the other
end connected to VOUT. The output capacitor is connected
from VOUT to PGND.
When a switching cycle begins, QB is turned off and QT is
turned on. SW rises almost immediately to VIN and the
inductor current begins to increase. When the PWM pulse
finishes, QT turns off and one nonoverlap interval later, QB
turns on. Now SW drops to PGND and the inductor current
decreases. The cycle repeats with the next tick of the
master clock. The percentage of time spent in each mode
is controlled by the duty cycle of the PWM signal, which in
turn is controlled by the feedback amplifier. The master
clock runs at a 550kHz rate and turns QT on once every
µs. In a typical application with a 5V input and a 1.5V

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn