Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

KM641003C Datasheet(PDF) 7 Page - Samsung semiconductor

Part No. KM641003C
Description  256Kx4 Bit (with OE) High-Speed CMOS Static RAM(5.0V Operating)
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SAMSUNG [Samsung semiconductor]
Homepage  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM641003C Datasheet(HTML) 7 Page - Samsung semiconductor

  KM641003C Datasheet HTML 1Page - Samsung semiconductor KM641003C Datasheet HTML 2Page - Samsung semiconductor KM641003C Datasheet HTML 3Page - Samsung semiconductor KM641003C Datasheet HTML 4Page - Samsung semiconductor KM641003C Datasheet HTML 5Page - Samsung semiconductor KM641003C Datasheet HTML 6Page - Samsung semiconductor KM641003C Datasheet HTML 7Page - Samsung semiconductor KM641003C Datasheet HTML 8Page - Samsung semiconductor  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
KM641003C
PRELIMINARY
Revision 1.0
- 7 -
March 1999
CCPCCCRCELIMINARY
Preliminary
CMOS SRAM
PRELIMINARY
NOTES(WRITE CYCLE)
1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low ;
A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of
write.
3. tCW is measured from the later of CS going low to end of write.
4. tAS is measured from the address valid to the beginning of write.
5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CS or WE going high.
6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
9. Dout is the read data of the new address.
10.When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be
applied.
TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)
Address
CS
tAW
tDW
tDH
Valid Data
WE
Data in
Data out
High-Z
High-Z(8)
tCW(3)
tWP(2)
tAS(4)
tWC
tWR(5)
High-Z
High-Z
tLZ
tWHZ(6)
FUNCTIONAL DESCRIPTION
* X means Don
t Care.
CS
WE
OE
Mode
I/O Pin
Supply Current
H
X
X*
Not Select
High-Z
ISB, ISB1
L
H
H
Output Disable
High-Z
ICC
L
H
L
Read
DOUT
ICC
L
L
X
Write
DIN
ICC


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn