4-Channel Cold-Cathode

Fluorescent Lamp Controller

4

_____________________________________________________________________

Note 1:

All voltages are referenced to ground, unless otherwise noted. Currents into the IC are positive, out of the IC negative.

Note 2:

During fault conditions, the AC-coupled feedback values are allowed to be outside the Absolute Max Rating of the LCM or

OVD pin for up to 1 second.

Note 3:

Voltage with respect to VDCB.

Note 4:

This is the minimum pulse width guaranteed to generate an output burst, which will generate the DS3984’s minimum burst

duty cycle. This duty cycle may be greater than the duty cycle of the PSYNC input. Once the duty cycle of the PSYNC

input is greater than the DS3984’s minimum duty cycle, the output’s duty cycle will track the PSYNC’s duty cycle. Leaving

PSYNC low (0% duty cycle) disables the GAn and GBn outputs in DPWM Slave mode.

Note 5:

This is the maximum lamp frequency duty cycle that will be generated at any of the GAn or GBn outputs.

Note 6:

dard-mode timing.

Note 7:

After this period, the first clock pulse can be generated.

Note 8:

CB—total capacitance allowed on one bus line in picofarads.

Note 9:

EEPROM write time applies to all the EEPROM memory. EEPROM write begins after a stop condition occurs.

Note 10: Guaranteed by design.

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

SCL Clock Frequency

(Note 6)

0

400

kHz

Bus Free Time Between Stop and

Start Conditions

1.3

µs

Hold Time (Repeated) Start

Condition

(Note 7)

0.6

µs

Low Period of SCL

1.3

µs

High Period of SCL

0.6

µs

Data Hold Time

0

0.9

µs

Data Setup Time

100

ns

Start Setup Time

0.6

µs

SDA and SCL Rise Time

(Note 8)

20 +

300

ns

SDA and SCL Fall Time

(Note 8)

20 +

300

ns

Stop Setup Time

0.6

µs

SDA and SCL Capacitive

Loading

(Note 8)

400

pF

EEPROM Write Time

(Note 9)

20

30

ms

NONVOLATILE MEMORY CHARACTERISTICS

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

EEPROM Write Cycles

+70°C (Note 10)

50,000

Cycles