Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1338-117AC Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1338-117AC
Description  128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1338-117AC Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1338-117AC Datasheet HTML 1Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 2Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 3Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 4Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 5Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 6Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 7Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 8Page - Cypress Semiconductor CY7C1338-117AC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
CY7C1338
4
Functional Overview
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. Maximum access delay from
the clock rise (t CDV) is 7.5 ns (117-MHz device).
The CY7C1338 supports secondary cache in systems utilizing
either a linear or interleaved burst sequence. The interleaved
burst order supports Pentium and i486 processors. The linear
burst sequence is suited for processors that utilize a linear
burst sequence. The burst order is user selectable, and is de-
termined by sampling the MODE input. Accesses can be initi-
ated with either the Processor Address Strobe (ADSP) or the
Controller Address Strobe (ADSC). Address advancement
through the burst sequence is controlled by the ADV input. A
two-bit on-chip wraparound burst counter captures the first ad-
dress in a burst sequence and automatically increments the
address for the rest of the burst access.
Byte write operations are qualified with the Byte Write Enable
(BWE) and Byte Write Select (BW[3:0]) inputs. A Global Write
Enable (GW) overrides all byte write inputs and writes data to
all four bytes. All writes are simplified with on-chip synchro-
nous self-timed write circuitry.
Three synchronous Chip Selects (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) provide for easy bank se-
lection and output three-state control. ADSP is ignored if CE1
is HIGH.
Single Read Accesses
A single read access is initiated when the following conditions
are satisfied at clock rise: (1) CE1, CE2, and CE3 are all as-
serted active, and (2) ADSP or ADSC is asserted LOW (if the
access is initiated by ADSC, the write inputs must be deassert-
ed during this first cycle). The address presented to the ad-
dress inputs is latched into the address register and the burst
counter/control logic and presented to the memory core. If the
OE input is asserted LOW, the requested data will be available
at the data outputs a maximum to tCDV after clock rise. ADSP
is ignored if CE1 is HIGH.
Single Write Accesses Initiated by ADSP
This access is initiated when the following conditions are sat-
isfied at clock rise: (1) CE1, CE2, and CE3 are all asserted
active, and (2) ADSP is asserted LOW. The addresses pre-
sented are loaded into the address register and the burst
counter/control logic and delivered to the RAM core. The write
inputs (GW, BWE, and BW[3:0]) are ignored during this first
clock cycle. If the write inputs are asserted active (see Write
Cycle Descriptions table for appropriate states that indicate a
write) on the next clock rise, the appropriate data will be
latched and written into the device. Byte writes are allowed.
During byte writes, BW0 controls DQ[7:0], BW1 controls
DQ[15:8], BW2 controls DQ[23:16], and BW3 controls DQ[31:24].
All I/Os are three-stated during a byte write. Since this is a
common I/O device, the asynchronous OE input signal must
be deasserted and the I/Os must be three-stated prior to the
presentation of data to DQ[31:0]. As a safety precaution, the
data lines are three-stated once a write cycle is detected, re-
gardless of the state of OE.
Single Write Accesses Initiated by ADSC
This write access is initiated when the following conditions are
satisfied at clock rise: (1) CE1, CE2, and CE3 are all asserted
active, (2) ADSC is asserted LOW, (3) ADSP is deasserted
HIGH, and (4) the write input signals (GW, BWE, and BW[3:0])
indicate a write access. ADSC is ignored if ADSP is active LOW.
The addresses presented are loaded into the address register
and the burst counter/control logic and delivered to the RAM
core. The information presented to DQ[31:0] will be written into
the specified address location. Byte writes are allowed. During
byte writes, BW0 controls DQ[7:0], BW1 controls DQ[15:8], BW2
controls DQ[23:16], and BWS3 controls DQ[31:24]. All I/Os are
three-stated when a write is detected, even a byte write. Since
this is a common I/O device, the asynchronous OE input signal
must be deasserted and the I/Os must be three-stated prior to
the presentation of data to DQ[31:0]. As a safety precaution, the
data lines are three-stated once a write cycle is detected, re-
gardless of the state of OE.
Burst Sequences
The CY7C1338 provides an on-chip 2-bit wraparound burst
counter inside the SRAM. The burst counter is fed by A[1:0],
and can follow either a linear or interleaved burst order. The
burst order is determined by the state of the MODE input. A
LOW on MODE will select a linear burst sequence. A HIGH on
MODE will select an interleaved burst order. Leaving MODE
unconnected will cause the device to default to a interleaved
burst sequence.
17, 40, 67,
90
VSS
Ground
Ground for the I/O circuitry of the device. Should be connected to ground of the
system.
5, 10, 21,
26, 55, 60,
71, 76
VSSQ
Ground
Ground for the device. Should be connected to ground of the system.
4, 11, 20,
27, 54, 61,
70, 77
VDDQ
I/O Power
Supply
Power supply for the I/O circuitry. Should be connected to a 3.3V power supply.
1,14, 16, 30,
50–51, 66,
80
NC
-
No connects.
38, 39, 42,
43
DNU
-
Do not use pins. Should be left unconnected or tied LOW.
Pin Descriptions (continued)
Pin Number
Name
I/O
Description


Similar Part No. - CY7C1338-117AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1338 CYPRESS-CY7C1338 Datasheet
405Kb / 17P
   4-Mb (128K x 32) Flow-Through Sync SRAM
CY7C1338B CYPRESS-CY7C1338B Datasheet
600Kb / 18P
   128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338B-100AC CYPRESS-CY7C1338B-100AC Datasheet
600Kb / 18P
   128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338B-100AI CYPRESS-CY7C1338B-100AI Datasheet
600Kb / 18P
   128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1338B-100BGC CYPRESS-CY7C1338B-100BGC Datasheet
600Kb / 18P
   128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
More results

Similar Description - CY7C1338-117AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1338B CYPRESS-CY7C1338B Datasheet
600Kb / 18P
   128K x 32 Synchronous-Flow-Through 3.3V Cache RAM
CY7C1345B CYPRESS-CY7C1345B Datasheet
346Kb / 17P
   128K x 36 Synchronous Flow-Through 3.3V Cache RAM
CY7C1339B CYPRESS-CY7C1339B Datasheet
529Kb / 17P
   128K x 32 Synchronous Pipelined Cache RAM
logo
Integrated Silicon Solu...
IS61SF12832 ISSI-IS61SF12832 Datasheet
112Kb / 16P
   128K x 32, 128K x 36 SYNCHRONOUS FLOW-THROUGH STATIC RAM
logo
Alliance Semiconductor ...
AS7C33128FT32B ALSC-AS7C33128FT32B Datasheet
416Kb / 19P
   3.3V 128K x 32/36 Flow Through Synchronous SRAM
logo
Motorola, Inc
MCM63F733A MOTOROLA-MCM63F733A Datasheet
234Kb / 16P
   128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
logo
Alliance Semiconductor ...
AS7C33128FT18B ALSC-AS7C33128FT18B Datasheet
399Kb / 19P
   3.3V 128K x 18 Flow Through Synchronous SRAM
logo
Integrated Silicon Solu...
IS61LF12832A ISSI-IS61LF12832A Datasheet
166Kb / 25P
   128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS FLOW-THROUGH STATIC RAM
logo
Cypress Semiconductor
CY7C1347B CYPRESS-CY7C1347B Datasheet
730Kb / 17P
   128K x 36 Synchronous-Pipelined Cache RAM
logo
Integrated Circuit Solu...
IS61SF6432 ICSI-IS61SF6432 Datasheet
480Kb / 16P
   64K x 32 SYNCHRONOUS FLOW-THROUGH STATIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com