Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SPD6722QCCE Datasheet(PDF) 80 Page - Intel Corporation

Part No. SPD6722QCCE
Description  ISA-to-PC-Card (PCMCIA) Controllers
Download  138 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTEL [Intel Corporation]
Homepage  http://www.intel.com
Logo 

SPD6722QCCE Datasheet(HTML) 80 Page - Intel Corporation

Zoom Inzoom in Zoom Outzoom out
 80 / 138 page
background image
PD6710/’22 — ISA-to-PC-Card (PCMCIA) Controllers
80
Datasheet
During a DMA data transfer process, an ISA-based system typically follows its issuance of a DMA
acknowledge with a DMA read or write cycle. However, during a DMA write-verify operation, a
system can issue a DMA acknowledge without following it with a DMA read or write cycle.
Because a DMA-capable PC Card receives DMA acknowledgment only by reception of a DMA
read or write cycle, conditions may occur where the card never receives a DMA acknowledge. To
prevent this from happening in an ISA-based system, a maximum DMA acknowledge delay feature
has been added that generates a ‘dummy’ DMA write cycle (reads DMA data from the card) if
there are no system-generated DMA read or write cycles to the card within a programmable time.
Once a DMA acknowledge is received from the system, the PD6722 starts counting the time from
the assertion of the DACK* signal until the system issues a DMA read or write command (IOR* or
IOW*). If this interval exceeds the programmed time, the PD6722 assumes that a system write-
verify is in progress and generates a dummy DMA write cycle at the PC Card interface. This allows
the passing of the DMA acknowledge (and terminal count status) to the card so it can perform any
intended verify-cycle functions.
The maximum DMA acknowledge delay (t2 as shown in Figure 12) should be programmed to a
time greater than the maximum time required from the system’s issuance of a DMA acknowledge
to its issuance of a DMA read or write cycle (t1 as shown in Figure 12). The t1 time is indicated in
the specifications for the systems DMA cycle timing.
Typical system specifications for t1 are 190–270 ns, making a value of 80h for the Maximum
DMA Acknowledge Delay register suitable for many applications. If the PD6722 is used in an
add-in card application, a value of 20h may be suitable. Table 14 shows Maximum DMA
Acknowledge Delay register values to be programmed for a desired maximum DMA acknowledge
delay.
Figure 12. Selection of Acknowledge Time-out Interval
DREQ
DACK*
AEN
IOR*/IOW*
t2
t1
t1 = time delay from DMA acknowledge to IOR* or IOW* command (specified by system design).
t2 = time to program into the Maximum DMA Acknowledge Delay register for when IOR* or IOW* falling edge does not occur (t2 > t1).
Table 14. Maximum DMA Acknowledge Delay Register Values (Sheet 1 of 2)
Register Value
Maximum DMA Acknowledge Delay
(25-MHz internal clock and default Setup timing)
80h
7 clocks = 280 ns
40h
8 clocks = 320 ns
C0h
9 clocks = 360 ns
20h
10 clocks = 400 ns
A0h
11 clocks = 440 ns
60h
12 clocks = 480 ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
Z86L9900100ZC0Evaluation Board IR Controllers 1 2 3 4 5 MoreZilog, Inc.
UC1861-1868Resonant-Mode Power Supply Controllers 1 2 3 4 5 MoreList of Unclassifed Manufacturers
MAX11014Automatic RF MESFET Amplifier Drain-Current Controllers 1 2 3 4 5 MoreMaxim Integrated Products
NCP1582Low Voltage Synchronous Buck Controllers 1 2 3 4 5 MoreON Semiconductor

Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn