NT5SV64M4AT(L)
NT5SV32M8AT(L)
NT5SV16M16AT(L)
256Mb Synchronous DRAM
REV 1.0
May, 2001
11
© NANYA TECHNOLOGY CORP. All rights reserved.
NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.
Burst Read Command
The Burst Read command is initiated by having CS and CAS low while holdingRAS and WE high at the rising edge of the clock.
The address inputs determine the starting column address for the burst, the Mode Register sets the type of burst (sequential or
interleave) and the burst length (1, 2, 4, 8). The delay from the start of the command to when the data from the first cell appears
on the outputs is equal to the value of the CAS latency that is set in the Mode Register.
Read Interrupted by a Read
A Burst Read may be interrupted before completion of the burst by another Read Command, with the only restriction being that
the interval that separates the commands must be at least one clock cycle. When the previous burst is interrupted, the remain-
ing addresses are overridden by the new address with the full burst length. The data from the first Read Command continues to
appear on the outputs until the CAS latency from the interrupting Read Command is satisfied, at this point the data from the
interrupting Read Command appears.
Burst Read Operation
Read Interrupted by a Read
COMMAND
READ A
NOP
NOP
NOP
NOP
NOP
NOP
NOP
DOUT A 0
CAS latency = 2
tCK3, DQs
CAS latency = 3
DOUT A 1
DOUT A2
DOUT A 3
NOP
CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
tCK2, DQs
DOUT A 0
DOUT A1
DOUT A 2
DOUT A3
(Burst Length = 4, CAS latency = 2, 3)
COMMAND
READ A
READ B
NOP
NOP
NOP
NOP
NOP
NOP
tCK2, DQs
CAS latency = 2
tCK3, DQs
CAS latency = 3
NOP
CK
T0
T2
T1
T3
T4
T5
T6
T7
T8
DOUT B 0
DOUT B1
DOUT B 2
DOUT B3
DOUT A0
DOUT B 0
DOUT B1
DOUT B 2
DOUT B3
DOUT A 0
(Burst Length = 4, CAS latency = 2, 3)
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
