Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

MC74HC299 Datasheet(PDF) 1 Page - Motorola, Inc

Part No. MC74HC299
Description  8-Bit Bidirectional Universal Shift Register with Parallel I/O
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MC74HC299 Datasheet(HTML) 1 Page - Motorola, Inc

  MC74HC299 Datasheet HTML 1Page - Motorola, Inc MC74HC299 Datasheet HTML 2Page - Motorola, Inc MC74HC299 Datasheet HTML 3Page - Motorola, Inc MC74HC299 Datasheet HTML 4Page - Motorola, Inc MC74HC299 Datasheet HTML 5Page - Motorola, Inc MC74HC299 Datasheet HTML 6Page - Motorola, Inc MC74HC299 Datasheet HTML 7Page - Motorola, Inc MC74HC299 Datasheet HTML 8Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
3–1
REV 6
© Motorola, Inc. 1995
10/95
8-Bit Bidirectional Universal
Shift Register with Parallel I/O
High–Performance Silicon–Gate CMOS
The MC74HC299 is identical in pinout to the LS299. The device inputs are
compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
The HC299 features a multiplexed parallel input/output data port to
achieve full 8–bit handling in a 20 pin package. Due to the large output drive
capability and the 3–state feature, this device is ideally suited for interface
with bus lines in a bus–oriented system.
Two Mode–Select inputs and two Output Enable inputs are used to
choose the mode of operation as listed in the Function Table. Synchronous
parallel loading is accomplished by taking both Mode–Select lines, S1 and
S2, high. This places the outputs in the high–impedance state, which permits
data applied to the data port to be clocked into the register. Reading out of
the register can be accomplished when the outputs are enabled. The
active–low asynchronous Reset overrides all other inputs.
• Output Drive Capability: 15 LSTTL Loads for QA through QH
10 LSTTL Loads for QA′ and QH′
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2 to 6 V
• Low Input Current: 1 µA
• High Noise Immunity Characteristic of CMOS Devices
• In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
• Chip Complexity: 398 FETs or 99.5 Equivalent Gates
LOGIC DIAGRAM
7
13
6
14
5
15
4
16
8
17
11
18
12
9
1
19
2
3
PG/QG
PE/QE
PC/QC
PA/QA
QA
QH
PH/QH
PF/QF
PD/QD
PB/QB
SERIAL
DATA
INPUTS
SA (SHIFT RIGHT)
SH (SHIFT LEFT)
RESET
S1
S2
OE1
OE2
MODE
SELECT
OUTPUT
ENABLES
CLOCK
3–STATE
PARALLEL DATA PORT
(INPUTS/OUTPUTS)
SERIAL DATA
OUTPUTS
PIN 20 = VCC
PIN 10 = GND
MC74HC299
PIN ASSIGNMENT
PC/QC
PG/QG
OE2
OE1
S1
GND
RESET
QA′
PA/QA
PE/QE
5
4
3
2
1
10
9
8
7
6
14
15
16
17
18
19
20
11
12
13
PH/QH
QH′
SH
S2
VCC
SA
CLOCK
PB/QB
PD/QD
PF/QF
DW SUFFIX
SOIC PACKAGE
CASE 751D–04
N SUFFIX
PLASTIC PACKAGE
CASE 738–03
ORDERING INFORMATION
MC74HCXXXN
MC74HCXXXDW
Plastic
SOIC
1
20
1
20


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn