Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HMU16JC-35 Datasheet(PDF) 12 Page - Intersil Corporation

Part No. HMU16JC-35
Description  16 x 16-Bit CMOS Parallel Multipliers
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

HMU16JC-35 Datasheet(HTML) 12 Page - Intersil Corporation

Back Button HMU16JC-35 Datasheet HTML 5Page - Intersil Corporation HMU16JC-35 Datasheet HTML 6Page - Intersil Corporation HMU16JC-35 Datasheet HTML 7Page - Intersil Corporation HMU16JC-35 Datasheet HTML 8Page - Intersil Corporation HMU16JC-35 Datasheet HTML 9Page - Intersil Corporation HMU16JC-35 Datasheet HTML 10Page - Intersil Corporation HMU16JC-35 Datasheet HTML 11Page - Intersil Corporation HMU16JC-35 Datasheet HTML 12Page - Intersil Corporation HMU16JC-35 Datasheet HTML 13Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 12 / 13 page
background image
12
HMU16, HMU17
Ceramic Pin Grid Array Packages (CPGA)
INDEX CORNER
E1
E
–B–
–A–
S
D1
SEE NOTE 9
C
S
S1
b
b1
–C–
A
e
0.008 C
B
B
A
SEE
NOTE 7
A
L
A1
Q
C
Ø0.010
C
A
Ø0.030
B
b
L
A1
Q
k
SEATING PLANE
AT STANDOFF
D
M
M
M
M
SECTION B-B
b2
SECTION A-A
G68.B MIL-STD-1835 CMGA3-P68D (P-AC)
68 LEAD CERAMIC PIN GRID ARRAY PACKAGE
SYMBOL
INCHES
MILLIMETERS
NOTES
MIN
MAX
MIN
MAX
A
0.215
0.345
5.46
8.76
-
A1
0.070
0.145
1.78
3.68
3
b
0.016
0.0215
0.41
0.55
8
b1
0.016
0.020
0.41
0.51
-
b2
0.042
0.058
1.07
1.47
4
C
-
0.080
-
2.03
-
D
1.140
1.180
28.96
29.97
-
D1
1.000 BSC
25.4 BSC
-
E
1.140
1.180
28.96
29.97
-
E1
1.000 BSC
25.4 BSC
-
e
0.100 BSC
2.54 BSC
6
k
0.008 REF
0.20 REF
-
L
0.120
0.140
3.05
3.56
-
Q1
0.025
0.060
0.64
1.52
5
S
0.000 BSC
0.00 BSC
10
S1
0.003
-
0.08
-
-
M11
11
1
N
-
121
-
121
2
Rev. 0 6/20/95
NOTES:
1. “M” represents the maximum pin matrix size.
2. “N” represents the maximum allowable number of pins. Number
of pins and location of pins within the matrix is shown on the
pinout listing in this data sheet.
3. Dimension “A1” includes the package body and Lid for both cav-
ity-up and cavity-down configurations. This package is cavity
down. Dimension “A1” does not include heatsinks or other
attached features.
4. Standoffs are required and shall be located on the pin matrix di-
agonals. The seating plane is defined by the standoffs at dimen-
sion “Q1”.
5. Dimension “Q1” applies to cavity-down configurations only.
6. All pins shall be on the 0.100 inch grid.
7. Datum C is the plane of pin to package interface for both cavity
up and down configurations.
8. Pin diameter includes solder dip or custom finishes. Pin tips shall
have a radius or chamfer.
9. Corner shape (chamfer, notch, radius, etc.) may vary from that
shown on the drawing. The index corner shall be clearly unique.
10. Dimension “S” is measured with respect to datums A and B.
11. Dimensioning and tolerancing per ANSI Y14.5M-1982.
12. Controlling dimension: INCH.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn