Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CLC031 Datasheet(PDF) 1 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part No. CLC031
Description  SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs
Download  31 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  NSC [National Semiconductor (TI)]
Homepage  http://www.national.com
Logo NSC - National Semiconductor (TI)

CLC031 Datasheet(HTML) 1 Page - National Semiconductor (TI)

  CLC031 Datasheet HTML 1Page - National Semiconductor (TI) CLC031 Datasheet HTML 2Page - National Semiconductor (TI) CLC031 Datasheet HTML 3Page - National Semiconductor (TI) CLC031 Datasheet HTML 4Page - National Semiconductor (TI) CLC031 Datasheet HTML 5Page - National Semiconductor (TI) CLC031 Datasheet HTML 6Page - National Semiconductor (TI) CLC031 Datasheet HTML 7Page - National Semiconductor (TI) CLC031 Datasheet HTML 8Page - National Semiconductor (TI) CLC031 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 31 page
background image
CLC031
SMPTE 292M/259M Digital Video Deserializer /
Descrambler with Video and Ancilliary Data FIFOs
General Description
The
CLC031
SMPTE
292M
/
259M
Digital
Video
Deserializer/Descrambler with Video and Ancilliary Data
FIFOs is a monolithic integrated circuit that deserializes and
decodes SMPTE 292M, 1.485Gbps (or 1.483Gbps) serial
component video data, to 20-bit parallel data with a synchro-
nized parallel word-rate clock. It also deserializes and de-
codes
SMPTE
259M,
270Mbps,
360Mbps
and
SMPTE 344M (proposed) 540Mbps serial component video
data, to 10-bit parallel data. Functions performed by the
CLC031 include: clock/data recovery from the serial data,
serial-to-parallel data conversion, SMPTE standard data de-
coding, NRZI-to-NRZ conversion, parallel data clock genera-
tion, word framing, CRC and EDH data checking and han-
dling, ancilliary data extraction and automatic video format
determination. The parallel video output features a variable-
depth FIFO which can be adjusted to delay the output data
up to 4 parallel data clock periods. Ancilliary data may be
selectively extracted from the parallel data through the use
of masking and control bits in the configuration and control
registers and stored in the on-chip FIFO. Reverse LSB dith-
ering is also implemented.
The unique multi-functional I/O port of the CLC031 provides
external access to functions and data stored in the configu-
ration and control registers. This feature allows the designer
greater flexibility in tailoring the CLC031 to the desired ap-
plication. The CLC031 is auto-configured to a default oper-
ating condition at power-on or after a reset command. Sepa-
rate power pins for the PLL, deserializer and other functional
circuits improve power supply rejection and noise perfor-
mance.
The CLC031 has a unique Built-In Self-Test (BIST) and
video Test Pattern Generator (TPG). The BIST enables com-
prehensive testing of the device by the user. The BIST uses
the TPG as input data and includes SD and HD component
video test patterns, reference black, PLL and EQ pathologi-
cals and a 75% saturation, 8 vertical colour bar pattern, for
all implemented rasters. The colour bar pattern has optional
transition coding at changes in the chroma and luma bar
data. The TPG data is output via the parallel data port.
The CLC030, SMPTE 292M / 259M Digital Video Serializer
with Ancilliary Data FIFO and Integrated Cable Driver, is the
ideal complement to the CLC031.
The CLC031’s internal circuitry is powered from +2.5 Volts
and the I/O circuitry from a +3.3 Volt supply. Power dissipa-
tion is typically 850mW. The device is packaged in a 64-pin
TQFP.
Features
n
SDTV/HDTV serial digital video standard compliant
n
Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.483 Gbps
and 1.485 Gbps serial video data rates with
auto-detection
n
LSB de-dithering option
n
Uses low-cost 27MHz crystal or clock oscillator
reference
n
Fast VCO lock time: < 500 µs at 1.485 Gbps
n
Built-in self-test (BIST) and video test pattern generator
(TPG)*
n
Automatic EDH/CRC word and flag processing
n
Ancilliary data FIFO with extensive packet handling
options
n
Adjustable, 4-deep parallel output video data FIFO
n
Flexible control and configuration I/O port
n
LVCMOS compatible control inputs and clock and data
outputs
n
LVDS and ECL-compatible, differential, serial inputs
n
3.3V I/O power supply and 2.5V logic power supply
operation
n
Low power: typically 850mW
n
64-pin TQFP package
n
Commercial temperature range 0˚C to +70˚C
* Patent applications made or pending.
Applications
n
SDTV/HDTV serial-to-parallel digital video interfaces for:
— Video editing equipment
— VTRs
— Standards converters
— Digital video routers and switchers
— Digital video processing and editing equipment
— Video test pattern generators and digital video test
equipment
— Video signal generators
Ordering Information
Order Number
Package Type
NS Package Number
CLC031VEC
64-Pin TQFP
VEC-64A
PRELIMINARY
August 2003
© 2003 National Semiconductor Corporation
DS200201
www.national.com


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn