AD9923A datasheet(12/88 Pages) AD

Part #	AD9923A

Description	CCD Signal Processor with V-Driver and Precision Timing??Generator

Download	88 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

12 / 88 page

AD9923A

Rev. 0 | Page 12 of 88

TERMINOLOGY

Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions that are exactly 1 LSB

apart. DNL is the deviation from this ideal value. Therefore,

every code must have a finite width. No missing codes guaranteed

to 12-bit resolution indicates that all 4096 codes, respectively,

must be present over all operating conditions.

Integral Nonlinearity (INL)

The deviation of each code measured from a true straight line

between the zero and full-scale values. The point used as zero

scale occurs 0.5 LSB before the first code transition. Positive full

scale is defined as a level 1.5 LSB beyond the last code transition.

The deviation is measured from the middle of each output code

to the true straight line.

Peak Nonlinearity

Peak nonlinearity, a full signal chain specification, refers to the

peak deviation of the AD9923A output from a true straight line.

The point used as zero scale occurs 0.5 LSB before the first code

transition. Positive full scale is defined as a level 1.5 LSB beyond

the last code transition. The deviation is measured from the

middle of each output code to the true straight line. The error is

expressed as a percentage of the 2 V ADC full-scale signal. The

input signal is always appropriately gained up to fill the full-scale

range of the ADC.

Total Output Noise

The rms output noise is measured using histogram techniques.

The standard deviation of the ADC output codes is calculated

in LSB, and represents the rms noise level of the total signal

chain at the specified gain setting. The output noise can be

converted to an equivalent voltage, using the relationship

1 LSB = (ADC full scale/2n codes)

where n is the bit resolution of the ADC and 1 LSB is 0.488 mV.

Power Supply Rejection (PSR)

The PSR is measured with a step change applied to the supply

pins. The PSR specification is calculated from the change in the

data outputs for a given step change in the supply voltage.

Similar Part No. - AD9923A

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9923A	1Mb / 84P	CCD Signal Processor with V-Driver and Precision Timing Generator REV. A

More results

Similar Description - AD9923A

Manufacturer	Part #	Datasheet	Description
Analog Devices	AD9923A	1Mb / 84P	CCD Signal Processor with V-Driver and Precision Timing Generator REV. A
	AD9925	1Mb / 96P	CCD Signal Processor with Vertical Driver and Precision Timing Generator REV. A
	AD9925	1Mb / 96P	CCD Signal Processor with Vertical Driver and Precision Timing Generator REV. A
	AD9920ABBCZ	1Mb / 112P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator REV. B
	AD9920A	73Kb / 2P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator Rev. Sp0
	AD9920A	1Mb / 112P	12-Bit CCD Signal Processor with V-Driver and Precision Timing Generator REV. B
	ADDI9020	118Kb / 2P	60 MHz CCD Signal Processor with V-Driver and Precision Timing Generator Rev. SpA
	AD9927	843Kb / 100P	14-Bit CCD Signal Processor with V-Driver and Precision Timing Generator REV. 0
	AD9937	416Kb / 44P	CCD Signal Processor with Precision Timing Generator REV. 0
	AD9929	564Kb / 64P	CCD Signal Processor with Precision Timing Generator REV. A

More results

AD9923A Datasheet(PDF) 12 Page - Analog Devices

AD9923A Datasheet(HTML) 12 Page - Analog Devices

Similar Part No. - AD9923A

Similar Description - AD9923A

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Download

Link URL