Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD9387NK Datasheet(PDF) 3 Page - Analog Devices

Part No. AD9387NK
Description  High Performance, Low Power HDMI™/DVI Transmitter
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD9387NK Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 12 page
background image
Preliminary Technical Data
AD9387NK
Rev. PrA | Page 3 of 12
SPECIFICATIONS
Table 1.
AD9387NK-BCPZ-80/AD9387NK-BBCZ-80
Parameter
Conditions
Temp
Test Level1
Min
Typ
Max
Unit
DIGITAL INPUTS
Input Voltage, High (VIH)
Full
VI
1.4
3.5
V
Input Voltage, Low (VIL)
Full
VI
0.7
V
Input Capacitance
25°C
V
3
pF
DIGITAL OUTPUTS
Output Voltage, High (VOH)
Full
VI
VDD − 0.1
V
Output Voltage, Low (VOL)
Full
VI
0.4
V
THERMAL CHARACTERISTICS
Thermal Resistance
θJC Junction-to-Case
V
15.2
°C/W
θJA Junction-to-Ambient
V
59
°C/W
Ambient Temperature
Full
V
−25
+25
+85
°C
DC SPECIFICATIONS
Input Leakage Current (IIL)
25°C
VI
−10
+10
μA
Input Clamp Voltage
−16 mA
25°C
V
−0.8
V
+16 mA
25°C
V
+0.8
V
Differential High Level Output Voltage
V
AVCC
V
Differential Output Short-Circuit Current
IV
10
μA
POWER SUPPLY
VDD (All) Supply Voltage
Full
IV
1.71
1.8
1.89
V
VDD Supply Voltage Noise
Full
V
50
mV p-p
Power-Down Current
25°C
IV
10
μA
Transmitter Supply Current2
25°C
IV
55
mA
Transmitter Total Power
Full
VI
100
mW
AC SPECIFICATIONS
CLK Frequency
25°C
IV
13.5
80
MHz
TMDS Output CLK Duty Cycle
25°C
IV
48
52
%
Worst Case CLK Input Jitter
Full
IV
2
ns
Input Data Setup Time
Full
IV
1
ns
Input Data Hold Time
Full
IV
1
ns
TMDS Differential Swing
VI
800
1000
1200
mV
VSYNC and HSYNC Delay from DE Falling Edge
VI
1
UI3
VSYNC and HSYNC Delay to DE Rising Edge
VI
1
UI3
DE High Time
25°C
VI
8191
UI3
DE Low Time
25°C
VI
138
UI3
Differential Output Swing
Low-to-High Transition Time
25°C
VII
75
490
Ps
High-to-Low Transition Time
25°C
VII
75
490
Ps
AUDIO AC TIMING
Sample Rate
I2S and S/PDIF
Full
IV
32
192
kHz
I2S Cycle Time
25°C
IV
1
UI3
I2S Setup Time
25°C
IV
15
ns
I2S Hold Time
25°C
IV
0
ns
Audio Pipeline Delay
25°C
IV
75
μs
1 See the Explanation of Test Levels section.
2 Using low output drive strength.
3 UI = unit interval.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn