Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

AD9228 Datasheet(PDF) 5 Page - Analog Devices

Part No. AD9228
Description  Quad, 12-bit, 40/65 MSPS Serial LVDS 1.8 V A/D Converter
Download  52 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD9228 Datasheet(HTML) 5 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 5 / 52 page
background image
AD9228
Rev. 0 | Page 5 of 52
DIGITAL SPECIFICATIONS
AVDD = 1.8 V, DRVDD = 1.8 V, 2 V p-p differential input, 1.0 V internal reference, AIN = −0.5 dBFS, unless otherwise noted.
Table 3.
AD9228-40
AD9228-65
Parameter1
Temperature
Min
Typ
Max
Min
Typ
Max
Unit
CLOCK INPUTS (CLK+, CLK−)
Logic Compliance
CMOS/LVDS/LVPECL
CMOS/LVDS/LVPECL
Differential Input Voltage2
Full
250
250
mV p-p
Input Common-Mode Voltage
Full
1.2
1.2
V
Input Resistance (Differential)
25°C
20
20
Input Capacitance
25°C
1.5
1.5
pF
LOGIC INPUTS (PDWN, SCLK/DTP)
Logic 1 Voltage
Full
1.2
3.6
1.2
3.6
V
Logic 0 Voltage
Full
0
0.3
0.3
V
Input Resistance
25°C
30
30
Input Capacitance
25°C
0.5
0.5
pF
LOGIC INPUT (CSB)
Logic 1 Voltage
Full
1.2
3.6
1.2
3.6
V
Logic 0 Voltage
Full
0
0.3
0.3
V
Input Resistance
25°C
70
70
Input Capacitance
25°C
0.5
0.5
pF
LOGIC INPUT (SDIO/ODM)
Logic 1 Voltage
Full
1.2
DRVDD + 0.3
1.2
DRVDD + 0.3
V
Logic 0 Voltage
Full
0
0.3
0
0.3
V
Input Resistance
25°C
30
30
Input Capacitance
25°C
2
2
pF
LOGIC OUTPUT (SDIO/ODM)
Logic 1 Voltage (IOH = 50 μA)
Full
1.79
1.79
V
Logic 0 Voltage (IOL = 50 μA)
Full
0.05
0.05
V
DIGITAL OUTPUTS (D+, D−), (ANSI-644)1
Logic Compliance
LVDS
LVDS
Differential Output Voltage (VOD)
Full
247
454
247
454
mV
Output Offset Voltage (VOS)
Full
1.125
1.375
1.125
1.375
V
Output Coding (Default)
Offset binary
Offset binary
DIGITAL OUTPUTS (D+, D−),
(Low Power, Reduced Signal Option)1
Logic Compliance
LVDS
LVDS
Differential Output Voltage (VOD)
Full
150
250
150
250
mV
Output Offset Voltage (VOS)
Full
1.10
1.30
1.10
1.30
V
Output Coding (Default)
Offset binary
Offset binary
1 See the AN-835 Application Note, “Understanding High Speed ADC Testing and Evaluation,” for a complete set of definitions and how these tests were completed.
2 This is specified for LVDS and LVPECL only.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn