Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

XA-G37 Datasheet(PDF) 19 Page - NXP Semiconductors

Part No. XA-G37
Description  XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

XA-G37 Datasheet(HTML) 19 Page - NXP Semiconductors

Back Button XA-G37 Datasheet HTML 15Page - NXP Semiconductors XA-G37 Datasheet HTML 16Page - NXP Semiconductors XA-G37 Datasheet HTML 17Page - NXP Semiconductors XA-G37 Datasheet HTML 18Page - NXP Semiconductors XA-G37 Datasheet HTML 19Page - NXP Semiconductors XA-G37 Datasheet HTML 20Page - NXP Semiconductors XA-G37 Datasheet HTML 21Page - NXP Semiconductors XA-G37 Datasheet HTML 22Page - NXP Semiconductors XA-G37 Datasheet HTML 23Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 37 page
background image
Philips Semiconductors
Product data
XA-G37
XA 16-bit microcontroller family
32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
17
UART INTERRUPT SCHEME
There are separate interrupt vectors for each UART’s transmit and
receive functions.
Table 3. Vector Locations for UARTs in XA
Vector Address
Interrupt Source
Arbitration
A0H – A3H
UART 0 Receiver
7
A4H – A7H
UART 0 Transmitter
8
A8H – ABH
UART 1 Receiver
9
ACH – AFH
UART 1 Transmitter
10
NOTE:
The transmit and receive vectors could contain the same ISR
address to work like a 8051 interrupt scheme
Error Handling, Status Flags and Break Detect
The UARTs in XA has the following error flags; see Figure 11.
Multiprocessor Communications
Modes 2 and 3 have a special provision for multiprocessor
communications. In these modes, 9 data bits are received. The 9th
one goes into RB8. Then comes a stop bit. The port can be
programmed such that when the stop bit is received, the serial port
interrupt will be activated only if RB8 = 1. This feature is enabled by
setting bit SM2 in SCON. A way to use this feature in multiprocessor
systems is as follows:
When the master processor wants to transmit a block of data to one
of several slaves, it first sends out an address byte which identifies
the target slave. An address byte differs from a data byte in that the
9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no
slave will be interrupted by a data byte. An address byte, however,
will interrupt all slaves, so that each slave can examine the received
byte and see if it is being addressed. The addressed slave will clear
its SM2 bit and prepare to receive the data bytes that will be coming.
The slaves that weren’t being addressed leave their SM2s set and
go on about their business, ignoring the coming data bytes.
SM2 has no effect in Mode 0, and in Mode 1 can be used to check
the validity of the stop bit although this is better done with the
Framing Error (FE) flag. In a Mode 1 reception, if SM2 = 1, the
receive interrupt will not be activated unless a valid stop bit is
received.
Automatic Address Recognition
Automatic Address Recognition is a feature which allows the UART
to recognize certain addresses in the serial bit stream by using
hardware to make the comparisons. This feature saves a great deal
of software overhead by eliminating the need for the software to
examine every serial address which passes by the serial port. This
feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART
modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be
automatically set when the received byte contains either the “Given”
address or the “Broadcast” address. The 9 bit mode requires that
the 9th information bit is a 1 to indicate that the received information
is an address and not data. Automatic address recognition is shown
in Figure 14.
Using the Automatic Address Recognition feature allows a master to
selectively communicate with one or more slaves by invoking the
Given slave address or addresses. All of the slaves may be
contacted by using the Broadcast address. Two special Function
Registers are used to define the slave’s address, SADDR, and the
address mask, SADEN. SADEN is used to define which bits in the
SADDR are to be used and which bits are “don’t care”. The SADEN
mask can be logically ANDed with the SADDR to create the “Given”
address which the master will use for addressing each of the slaves.
Use of the Given address allows multiple slaves to be recognized
while excluding others. The following examples will help to show the
versatility of this scheme:
Slave 0
SADDR
=
1100 0000
SADEN
=
1111 1101
Given
=
1100 00X0
Slave 1
SADDR
=
1100 0000
SADEN
=
1111 1110
Given
=
1100 000X
In the above example SADDR is the same and the SADEN data is
used to differentiate between the two slaves. Slave 0 requires a 0 in
bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is
ignored. A unique address for Slave 0 would be 1100 0010 since
slave 1 requires a 0 in bit 1. A unique address for slave 1 would be
1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be
selected at the same time by an address which has bit 0 = 0 (for
slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed
with 1100 0000.
In a more complex system the following could be used to select
slaves 1 and 2 while excluding slave 0:
Slave 0
SADDR
=
1100 0000
SADEN
=
1111 1001
Given
=
1100 0XX0
Slave 1
SADDR
=
1110 0000
SADEN
=
1111 1010
Given
=
1110 0X0X
Slave 2
SADDR
=
1110 0000
SADEN
=
1111 1100
Given
=
1110 00XX
In the above example the differentiation among the 3 slaves is in the
lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be
uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and
it can be uniquely addressed by 1110 and 0101. Slave 2 requires
that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0
and 1 and exclude Slave 2 use address 1110 0100, since it is
necessary to make bit 2 = 1 to exclude slave 2.
The Broadcast Address for each slave is created by taking the
logical OR of SADDR and SADEN. Zeros in this result are teated as
don’t-cares. In most cases, interpreting the don’t-cares as ones, the
broadcast address will be FF hexadecimal.
Upon reset SADDR and SADEN are loaded with 0s. This produces
a given address of all “don’t cares” as well as a Broadcast address
of all “don’t cares”. This effectively disables the Automatic
Addressing mode and allows the microcontroller to use standard
UART drivers which do not make use of this feature.


Similar Part No. - XA-G37

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
More results

Similar Description - XA-G37

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
XA-G49 PHILIPS-XA-G49 Datasheet
299Kb / 42P
   XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs
2000 Apr 03
Macronix International
Macronix International
MX10EXA MCNIX-MX10EXA Datasheet
473Kb / 55P
   XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs
NXP Semiconductors
NXP Semiconductors
PXAG49KBBD NXP-PXAG49KBBD Datasheet
216Kb / 42P
   XA 16-bit microcontroller family
2001 Jun 27
87C524 PHILIPS-87C524 Datasheet
186Kb / 26P
   80C51 8-bit microcontrollers 16K/32K, 512 OTP, I2C, watchdog timer
1999 Jul 23
XA-S3 PHILIPS-XA-S3 Datasheet
281Kb / 52P
   XA 16-bit microcontroller 32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16MB address range
2000 Dec 01
Freescale Semiconductor, Inc
Freescale Semiconductor...
MC9S12B FREESCALE-MC9S12B Datasheet
125Kb / 14P
   MC9S12B Family 16-bit Microcontroller
NXP Semiconductors
NXP Semiconductors
XA-S3 PHILIPS-XA-S3 Datasheet
295Kb / 52P
   XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range
2000 Dec 01
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz