Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

XA-G37 Datasheet(PDF) 17 Page - NXP Semiconductors

Part No. XA-G37
Description  XA 16-bit microcontroller family 32K OTP, 512 B RAM, watchdog, 2 UARTs
Download  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

XA-G37 Datasheet(HTML) 17 Page - NXP Semiconductors

Back Button XA-G37 Datasheet HTML 13Page - NXP Semiconductors XA-G37 Datasheet HTML 14Page - NXP Semiconductors XA-G37 Datasheet HTML 15Page - NXP Semiconductors XA-G37 Datasheet HTML 16Page - NXP Semiconductors XA-G37 Datasheet HTML 17Page - NXP Semiconductors XA-G37 Datasheet HTML 18Page - NXP Semiconductors XA-G37 Datasheet HTML 19Page - NXP Semiconductors XA-G37 Datasheet HTML 20Page - NXP Semiconductors XA-G37 Datasheet HTML 21Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 37 page
background image
Philips Semiconductors
Product data
XA-G37
XA 16-bit microcontroller family
32K OTP, 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
15
Serial Port Control Register
The serial port control and status register is the Special Function
Register SnCON, shown in Figure 12. This register contains not only
the mode selection bits, but also the 9th data bit for transmit and
receive (TB8_n and RB8_n), and the serial port interrupt bits (TI_n
and RI_n).
TI Flag
In order to allow easy use of the double buffered UART transmitter
feature, the TI_n flag is set by the UART hardware under two
conditions. The first condition is the completion of any byte
transmission. This occurs at the end of the stop bit in modes 1, 2, or
3, or at the end of the eighth data bit in mode 0. The second
condition is when SnBUF is written while the UART transmitter is
idle. In this case, the TI_n flag is set in order to indicate that the
second UART transmitter buffer is still available.
Typically, UART transmitters generate one interrupt per byte
transmitted. In the case of the XA UART, one additional interrupt is
generated as defined by the stated conditions for setting the TI_n
flag. This additional interrupt does not occur if double buffering is
bypassed as explained below. Note that if a character oriented
approach is used to transmit data through the UART, there could be
a second interrupt for each character transmitted, depending on the
timing of the writes to SBUF. For this reason, it is generally better to
bypass double buffering when the UART transmitter is used in
character oriented mode. This is also true if the UART is polled
rather than interrupt driven, and when transmission is character
oriented rather than message or string oriented. The interrupt occurs
at the end of the last byte transmitted when the UART becomes idle.
Among other things, this allows a program to determine when a
message has been transmitted completely. The interrupt service
routine should handle this additional interrupt.
The recommended method of using the double buffering in the
application program is to have the interrupt service routine handle a
single byte for each interrupt occurrence. In this manner the
program essentially does not require any special considerations for
double buffering. Unless higher priority interrupts cause delays in
the servicing of the UART transmitter interrupt, the double buffering
will result in transmitted bytes being tightly packed with no
intervening gaps.
9-bit Mode
Please note that the ninth data bit (TB8) is not double buffered. Care
must be taken to insure that the TB8 bit contains the intended data
at the point where it is transmitted. Double buffering of the UART
transmitter may be bypassed as a simple means of synchronizing
TB8 to the rest of the data stream.
Bypassing Double Buffering
The UART transmitter may be used as if it is single buffered. The
recommended UART transmitter interrupt service routine (ISR)
technique to bypass double buffering first clears the TI_n flag upon
entry into the ISR, as in standard practice. This clears the interrupt
that activated the ISR. Secondly, the TI_n flag is cleared
immediately following each write to SnBUF. This clears the interrupt
flag that would otherwise direct the program to write to the second
transmitter buffer. If there is any possibility that a higher priority
interrupt might become active between the write to SnBUF and the
clearing of the TI_n flag, the interrupt system may have to be
temporarily disabled during that sequence by clearing, then setting
the EA bit in the IEL register.
Note Regarding Older XA-G37 Devices
Older versions of the XA-G30, XA-G37, and XA-G35 emulation
bondout devices do not have the double buffering feature enabled.
Contact factory for details.


Similar Part No. - XA-G37

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
More results

Similar Description - XA-G37

ManufacturerPart No.DatasheetDescription
NXP Semiconductors
NXP Semiconductors
XA-G30 PHILIPS-XA-G30 Datasheet
222Kb / 36P
   XA 16-bit microcontroller family 512 B RAM, watchdog, 2 UARTs
2002 Mar 25
XA-G3 PHILIPS-XA-G3 Datasheet
208Kb / 36P
   XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
XA-G39 PHILIPS-XA-G39 Datasheet
217Kb / 42P
   XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
2002 Mar 13
XA-G49 PHILIPS-XA-G49 Datasheet
299Kb / 42P
   XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs
2000 Apr 03
Macronix International
Macronix International
MX10EXA MCNIX-MX10EXA Datasheet
473Kb / 55P
   XA 16-bit Microcontroller Family 64K Flash/2K RAM, Watchdog, 2UARTs
NXP Semiconductors
NXP Semiconductors
PXAG49KBBD NXP-PXAG49KBBD Datasheet
216Kb / 42P
   XA 16-bit microcontroller family
2001 Jun 27
87C524 PHILIPS-87C524 Datasheet
186Kb / 26P
   80C51 8-bit microcontrollers 16K/32K, 512 OTP, I2C, watchdog timer
1999 Jul 23
XA-S3 PHILIPS-XA-S3 Datasheet
281Kb / 52P
   XA 16-bit microcontroller 32K/1K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16MB address range
2000 Dec 01
Freescale Semiconductor, Inc
Freescale Semiconductor...
MC9S12B FREESCALE-MC9S12B Datasheet
125Kb / 14P
   MC9S12B Family 16-bit Microcontroller
NXP Semiconductors
NXP Semiconductors
XA-S3 PHILIPS-XA-S3 Datasheet
295Kb / 52P
   XA 16-bit microcontroller 32 K/1 K OTP/ROM/ROMless, 8-channel 8-bit A/D, low voltage 2.7 V.5.5 V, I2C, 2 UARTs, 16 MB address range
2000 Dec 01
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz