Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

PCA9698 Datasheet(PDF) 2 Page - NXP Semiconductors

Part No. PCA9698
Description  40-bit Fm I2C-bus advanced I/O port with RESET, OE and INT
Download  47 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo 

PCA9698 Datasheet(HTML) 2 Page - NXP Semiconductors

 
Zoom Inzoom in Zoom Outzoom out
 2 / 47 page
background image
PCA9698_2
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 19 July 2006
2 of 47
Philips Semiconductors
PCA9698
40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT
I 2.3 V to 5.5 V operation with 5.5 V tolerant I/Os
I 40 configurable I/O pins that default to inputs at power-up
I Outputs:
N Programmable totem-pole (10 mA source, 25 mA sink) or open-drain (25 mA sink)
with controlled edge rate output structure. Default to totem-pole on power-up.
N Active LOW Output Enable (OE) input pin 3-states all outputs. Polarity can be
programmed to active HIGH through the I2C-bus. Defaults to OE on power-up.
N Output state change programmable on the Acknowledge or the STOP Command to
update outputs byte-by-byte or all at the same time respectively. Defaults to
Acknowledge on power-up.
I Inputs:
N Open-drain active LOW Interrupt (INT) output pin allows monitoring of logic level
change of pins programmed as inputs
N Programmable Interrupt Mask Control for input pins that do not require an interrupt
when their states change
N Polarity Inverter register allows inversion of the polarity of the I/O pins when read
I Active LOW SMBus Alert (SMBALERT) output pin allows to initiate SMBus ‘Alert
Response Address’ sequence. Own slave address sent when sequence initiated.
I Active LOW Reset (RESET) input pin resets device to power-up default state
I GPIO All Call address allows programming of more than one device at the same time
with the same parameters
I 64 programmable slave addresses using 3 address pins
I Readable Device ID (manufacturer, device type and revision)
I Designed for live insertion in PICMG applications
N Minimize line disturbance (IOFF and power-up 3-state)
N Signal transient rejection (50 ns noise filter and robust I2C-bus state machine)
I Low standby current
I −40 °C to +85 °C operation
I ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per
JESD22-A115, and 1000 V CDM per JESD22-C101
I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA
I Packages offered: TSSOP56, and HVQFN56
3.
Applications
I Servers
I RAID systems
I Industrial control
I Medical equipment
I PLCs
I Cell phones
I Gaming machines
I Instrumentation and test measurement


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn