Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

P87LPC764 Datasheet(PDF) 43 Page - NXP Semiconductors

Part No. P87LPC764
Description  Low power, low price, low pin count (20 pin) microcontroller with 4 kbyte OTP
Download  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P87LPC764 Datasheet(HTML) 43 Page - NXP Semiconductors

Back Button P87LPC764 Datasheet HTML 39Page - NXP Semiconductors P87LPC764 Datasheet HTML 40Page - NXP Semiconductors P87LPC764 Datasheet HTML 41Page - NXP Semiconductors P87LPC764 Datasheet HTML 42Page - NXP Semiconductors P87LPC764 Datasheet HTML 43Page - NXP Semiconductors P87LPC764 Datasheet HTML 44Page - NXP Semiconductors P87LPC764 Datasheet HTML 45Page - NXP Semiconductors P87LPC764 Datasheet HTML 46Page - NXP Semiconductors P87LPC764 Datasheet HTML 47Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 60 page
background image
Philips Semiconductors
Product data
P87LPC764
Low power, low price, low pin count (20 pin)
microcontroller with 4 kbyte OTP
2003 Sep 03
42
SU01754
WATCHDOG
INTERRUPT
S
Q
20-BIT COUNTER
STATE CLOCK
WDTE (UCFG1.7)
BOF (PCON.5)
POF (PCON.4)
WATCHDOG
RESET
CLEAR
8 MSBs
8 TO 1 MUX
WATCHDOG
FEED DETECT
WDOVF
(WDCON.5)
WDS2–0
(WDCON.2–0)
WDTE + WDRUN
WDCLK * WDTE
500 kHz
RC OSCILLATOR
ENABLE
CLOCK OUT
R
Figure 33. Block Diagram of the Watchdog Timer
BIT
SYMBOL
FUNCTION
WDCON.7, 6
Reserved for future use. Should not be set to 1 by user programs.
WDCON.5
WDOVF
Watchdog timer overflow flag. Set when a watchdog reset or timer overflow occurs. Cleared when
the watchdog is fed.
WDCON.4
WDRUN
Watchdog run control. The watchdog timer is started when WDRUN = 1 and stopped when
WDRUN = 0. This bit is forced to 1 (watchdog running) if the WDTE configuration bit = 1.
WDCON.3
WDCLK
Watchdog clock select. The watchdog timer is clocked by CPU clock/6 when WDCLK = 1 and by
the watchdog RC oscillator when WDCLK = 0. This bit is forced to 0 (using the watchdog RC
oscillator) if the WDTE configuration bit = 1.
WDCON.2–0 WDS2–0
Watchdog rate select.
WDS2–0
Timeout Clocks
Minimum Time
Nominal Time
Maximum Time
0 0 0
8,192
10 ms
25 ms
40 ms
0 0 1
16,384
20 ms
50 ms
80 ms
0 1 0
32,768
41 ms
100 ms
160 ms
0 1 1
65,536
82 ms
200 ms
320 ms
1 0 0
131,072
165 ms
400 ms
640 ms
1 0 1
262,144
330 ms
800 ms
1280 ms
1 1 0
524,288
660 ms
1.60 sec
2.60 sec
1 1 1
1,048,576
1.3 sec
3.20 sec
5.30 sec
WDS0
SU01476
WDS1
WDS2
WDCLK
WDRUN
WDOVF
0
1
2
3
4
5
6
7
WDCON
Reset Value:
S 30h for a watchdog reset.
S 10h for other rest sources if the watchdog is enabled via the WDTE configuration bit.
S 00h for other reset sources if the watchdog is disabled via the WDTE configuration bit.
Not Bit Addressable
Address: A7h
Figure 34. Watchdog Timer Control Register (WDCON)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn