Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74AHC594 Datasheet(PDF) 1 Page - NXP Semiconductors

Part No. 74AHC594
Description  8-bit shift register with output register
Download  29 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  PHILIPS [NXP Semiconductors]
Homepage  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74AHC594 Datasheet(HTML) 1 Page - NXP Semiconductors

  74AHC594 Datasheet HTML 1Page - NXP Semiconductors 74AHC594 Datasheet HTML 2Page - NXP Semiconductors 74AHC594 Datasheet HTML 3Page - NXP Semiconductors 74AHC594 Datasheet HTML 4Page - NXP Semiconductors 74AHC594 Datasheet HTML 5Page - NXP Semiconductors 74AHC594 Datasheet HTML 6Page - NXP Semiconductors 74AHC594 Datasheet HTML 7Page - NXP Semiconductors 74AHC594 Datasheet HTML 8Page - NXP Semiconductors 74AHC594 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 29 page
background image
1.
General description
The 74AHC594; 74AHCT594 is a high-speed Si-gate CMOS device and is pin compatible
with Low-Power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard
No. 7A.
The 74AHC594; 74AHCT594 is an 8-bit, non-inverting, serial-in, parallel-out shift register
that feeds an 8-bit D-type storage register. Separate clocks (SHCP and STCP) and direct
overriding clears (SHR and STR) are provided on both the shift and storage registers.
A serial output (Q7S) is provided for cascading purposes.
Both the shift and storage register clocks are positive-edge triggered. If the user wishes to
connect both clocks together, the shift register will always be one count pulse ahead of the
storage register.
2.
Features
s Wide supply voltage range from 2.0 V to 5.5 V
s 8-bit serial-in, parallel-out shift register with storage
s Independent direct overriding clears on shift and storage registers
s Independent clocks for shift and storage registers
s Latch-up performance exceeds 100 mA per JESD 78 Class II
s Input levels:
x CMOS levels: 74AHC594 only
x TTL levels: 74AHCT594 only
s ESD protection:
x HBM JESD22-A114-C exceeds 2000 V
x MM JESD22-A115-A exceeds 200 V
x CDM JESD22-C101-C exceeds 1000 V
s Specified from
−40 °C to +85 °C and from −40 °C to +125 °C
3.
Applications
s Serial-to parallel data conversion
s Remote control holding register
74AHC594; 74AHCT594
8-bit shift register with output register
Rev. 01 — 4 July 2006
Product data sheet


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn