Electronic Components Datasheet Search |
|
IDT72821L20PF Datasheet(PDF) 2 Page - Integrated Device Technology |
|
IDT72821L20PF Datasheet(HTML) 2 Page - Integrated Device Technology |
2 / 21 page 5.15 2 COMMERCIAL TEMPERATURE 72801/72811/72821/72831/72841 DUAL CMOS SyncFIFO ™ 256 x 9, 512 x 9, 1024 x 9, 2048 x 9 and 4096 x 9 each FIFO bank to improve memory utilization. If not pro- grammed, the programmable flags default to empty+7 for PAEA and PAEB, and full-7 for PAFA and PAFB. The 72801/72811/72821/72831/72841 architecture lends itself to many flexible configurations such as: • 2-level priority data buffering • Bidirectional operation • Width expansion • Depth expansion This FIFO is fabricated using IDTs high-performance sub- micron CMOS technology. FUNCTIONAL BLOCK DIAGRAM WCLKA WENA2 DA0 - DA8 OFFSET REGISTER INPUT REGISTER RAM ARRAY 256 x 9, 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9 WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC OUTPUT REGISTER QA0 - QA8 RCLKA READ CONTROL LOGIC READ POINTER FLAG LOGIC 3034 drw 01A WCLKB WENB2 DB0 - DB8 OFFSET REGISTER INPUT REGISTER RAM ARRAY 256 x 9, 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9 WRITE CONTROL LOGIC WRITE POINTER RESET LOGIC OUTPUT REGISTER QB0 - QB8 RCLKB READ CONTROL LOGIC READ POINTER FLAG LOGIC |
Similar Part No. - IDT72821L20PF |
|
Similar Description - IDT72821L20PF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |