Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7367 Datasheet(PDF) 13 Page - Analog Devices

Part No. AD7367
Description  True Bipolar Input, Dual 1us, 14-Bit, 2-Channel SAR ADC
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7367 Datasheet(HTML) 13 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
AD7367
Preliminary Technical Data
Rev. PrD | Page 13 of 16
MODES OF OPERATION
The mode of operation of the AD7367 is selected by the (logic) state of the CONVST signal at the end of a conversion. There are two
possible modes of operation: normal mode and shut-down mode. These modes of operation are designed to provide flexible power
management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for differing application
requirements.
NORMAL MODE
This mode is intended for applications needing fast throughput
rates since the user does not have to worry about any power-up
times with the AD7367 remaining fully powered at all times.
Figure 7 shows the general mode of operation of the AD7367 in
this mode.
The conversion is initiated on the falling edge of CONVST as
described in the Circuit Information section. To ensure that the
part remains fully powered up at all times, CONVST must be at
logic state high prior to the BUSY signal going low. If CONVST
is at logic state low when the BUSY signal goes low, the
analogue circuitry will power down and the part will cease
converting. The BUSY signal remain high for the duration of
the conversion subsequently fourteen serial clock cycles are
required to read the conversion result. The DOUT lines return to
three-state when CS is brought high and not after 14 SCLK
cycles has elapsed. If CS is left low for a further 14 SCLK cycles,
the result from the other on chip ADC is also accessed on the
same DOUT line, as shown in Figure 10(see the Serial Interface
section)
Once 28 SCLK cycles have elapsed, the DOUT line returns to
three-state when CS is brought high and not on the 28th SCLK
falling edge. If CS is brought high prior to this, the DOUT line
returns to three-state at that point. Thus, CS must be brought
high once the read is completed, as the bus does not
automatically return to three-state upon completion of the dual
result read.
Once a data transfer is complete and DOUTA and DOUTB have
returned to three-state, another conversion can be initiated after
the quiet time, tQUIET, has elapsed by bringing CONVST low
again.
BUSY
CONVST
SCLK
tconvert
t1
t2
SERIAL READ OPERATION
CS
t3
1
14
tquiet
Figure 7. Normal Mode Operation
SHUT-DOWN MODE
This mode is intended for use in applications where slow
throughput rates are required. This mode is suited to
applications where a series of conversions performed at a
relatively high throughput rate are followed by a long period of
inactivity and thus, shut-down. When the AD7367 is in full
power-down, all analog circuitry is powered down. As already
stated, the falling edge of CONVST initiates the conversion.
The BUSY output subsequently goes high to indicate that the
conversion is in progress. Once the conversion is completed, the
BUSY output returns low. If the CONVST signal is at logic low
when BUSY goes low then the part will enter shut-down at the
end of the conversion phase. While the part is in shut-down
mode the digital output code from the last conversion on each
ADC can still be read from the DOUT pins. To read the DOUT data
CS must be brought low as described in the Serial Interface
Section. The DOUT pins return to three-state once CS is brought
back to logic high.
To exit full power-down and power up the AD7367, A rising
edge of CONVST is required. After the required power up time
has elapsed, CONVST may be brought low again to initiate


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn