Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7321 Datasheet(PDF) 19 Page - Analog Devices

Part No. AD7321
Description  500 kSPS, 2-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
Download  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7321 Datasheet(HTML) 19 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 19 / 36 page
background image
AD7321
Rev. 0 | Page 19 of 36
AD73211
VIN+
V+
V–
VDD
VSS
VCC
5V
AGND
1ADDITIONAL PINS OMITTED FOR CLARITY.
TYPICAL CONNECTION DIAGRAM
Figure 32 shows a typical connection diagram for the AD7321.
In this configuration, the AGND pin is connected to the analog
ground plane of the system, and the DGND pin is connected to
the digital ground plane of the system. The analog inputs on the
AD7321 can be configured to operate in single-ended, true
differential, or pseudo differential mode. The AD7321 can operate
with either an internal or external reference. In Figure 32, the
AD7321 is configured to operate with the internal 2.5 V
reference. A 680 nF decoupling capacitor is required when
operating with the internal reference.
Figure 33. Single-Ended Mode Typical Connection Diagram
True Differential Mode
The VCC pin can be connected to either a 3 V supply voltage or a
5 V supply voltage. The VDD and VSS are the dual supplies for the
high voltage analog input structures. The voltage on these pins
must be equal to or greater than the highest analog input range
selected on the analog input channels (see
The AD7321 can have one true differential analog input pair.
Differential signals have some benefits over single-ended
signals, including better noise immunity based on the device’s
common-mode rejection and improvements in distortion
performance.
Table 6). The VDRIVE
pin is connected to the supply voltage of the microprocessor.
The voltage applied to the VDRIVE input controls the voltage of
the serial interface. VDRIVE can be set to 3 V or 5 V.
Figure 34 defines the configuration of the true
differential analog inputs of the AD7321.
AD73211
VIN+
VIN
1ADDITIONAL PINS OMITTED FOR CLARITY.
AD7321
VCC
VDD1
SERIAL
INTERFACE
µC/µP
VIN0
VIN1
REFIN/OUT
CS
DOUT
VDRIVE
SCLK
DIN
DGND
10µF
0.1µF
+
10µF
0.1µF
+
10µF
0.1µF
ANALOG INPUTS
±10V, ±5V, ±2.5V
0V TO +10V
+15V
–15V
680nF
VSS1
VCC +2.7V TO 5.25V
1MINIMUM VDD AND VSS SUPPLY VOLTAGES
DEPEND ON THE HIGHEST ANALOG INPUT
RANGE SELECTED.
AGND
10µF
0.1µF
+
+3V SUPPLY
Figure 34. True Differential Inputs
The amplitude of the differential signal is the difference
between the signals applied to the VIN+ and VIN− pins in
each differential pair (VIN+ − VIN−). VIN+ and VIN− should
be simultaneously driven by two signals each of amplitude
±4 × VREF (depending on the input range selected) that
are 180° out of phase. Assuming the ±4 × VREF mode, the
amplitude of the differential signal is −20 V to +20 V p-p
(2 × 4 × VREF), regardless of the common mode.
The common mode is the average of the two signals
Figure 32. Typical Connection Diagram
(VIN+ + VIN−)/2
ANALOG INPUT
Single-Ended Inputs
and is therefore the voltage on which the two input signals are
centered.
The AD7321 has a total of two analog inputs when operating
the AD7321 in single-ended mode. Each analog input can be
independently programmed to one of the four analog input
ranges. In applications where the signal source is high
impedance, it is recommended to buffer the signal before
applying it to the ADC analog inputs.
This voltage is set up externally, and its range varies with
reference voltage. As the reference voltage increases, the
common-mode range decreases. When driving the differential
inputs with an amplifier, the actual common-mode range is
determined by the amplifier’s output swing. If the differential
inputs are not driven from an amplifier, the common-mode
range is determined by the supply voltage on the VDD supply pin
and the VSS supply pin.
Figure 33 shows the
configuration of the AD7321 in single-ended mode.
When a conversion takes place, the common mode is rejected,
resulting in a noise-free signal of amplitude −2 × (4 × VREF) to
+2 × (4 × VREF) corresponding to Digital Codes −4096 to +4095.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn