Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7321 Datasheet(PDF) 9 Page - Analog Devices

Part No. AD7321
Description  500 kSPS, 2-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC
Download  36 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7321 Datasheet(HTML) 9 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 9 / 36 page
background image
AD7321
Rev. 0 | Page 9 of 36
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
AD7321
14
13
12
11
10
9
8
DGND
DOUT
VDRIVE
VIN1
VDD
VCC
SCLK
TOP VIEW
(Not to Scale)
DIN
DGND
AGND
VIN0
VSS
REFIN/OUT
CS
Figure 3. TSSOP Pin Configuration
Table 5. AD7321 Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7321 and frames the serial data transfer.
2
DIN
Data In. Data to be written to the on-chip registers is provided on this input and is clocked into the
register on the falling edge of SCLK (see the Registers section).
3, 13
DGND
Digital Ground. Ground reference point for all digital circuitry on the AD7321. The DGND and AGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
4
AGND
Analog Ground. Ground reference point for all analog circuitry on the AD7321. All analog input signals
and any external reference signal should be referred to this AGND voltage. The AGND and DGND
voltages ideally should be at the same potential and must not be more than 0.3 V apart, even on a
transient basis.
5
REFIN/OUT
Reference Input/Reference Output. The on-chip reference is available on this pin for use external to the
AD7321. The nominal internal reference voltage is 2.5 V, which appears at this pin. A 680 nF capacitor
should be placed on the reference pin (see the Reference section). Alternatively, the internal reference
can be disabled and an external reference applied to this input. On power-up, the external reference
mode is the default condition.
6
VSS
Negative Power Supply Voltage. This is the negative supply voltage for the analog input section.
7, 8
VIN0 to VIN1
Analog Input 0 to Analog Input 1. The analog inputs are multiplexed into the on-chip track-and-hold.
The analog input channel for conversion is selected by programming the Channel Address Bit ADD0 in
the control register. The inputs can be configured as two single-ended inputs, one true differential
input pair, or one pseudo differential input. The configuration of the analog inputs is selected by
programming the mode bits, Bit Mode 1 and Bit Mode 0, in the control register. The input range on
each input channel is controlled by programming the range register. Input ranges of ±10 V, ±5 V, ±2.5 V,
and 0 V to +10 V can be selected on each analog input channel when a +2.5 V reference voltage is used
(see the Registers section).
9
VDD
Positive Power Supply Voltage. This is the positive supply voltage for the analog input section.
10
VCC
Analog Supply Voltage, 2.7 V to 5.25 V. This is the supply voltage for the ADC core on the AD7321.
This supply should be decoupled to AGND.
11
VDRIVE
Logic Power Supply Input. The voltage supplied at this pin determines at what voltage the interface
operates. This pin should be decoupled to DGND. The voltage at this pin may be different to that at VCC,
but it should not exceed VCC by more than 0.3 V.
12
DOUT
Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits
are clocked out on the falling edge of the SCLK input, and 16 SCLKs are required to access the data. The
data stream consists of two ZERO bits, a channel identification bit, the sign bit, and 12 bits of
conversion data. The data is provided MSB first (see the Serial Interface section).
14
SCLK
Serial Clock, Logic Input. A serial clock input provides the SCLK used for accessing the data from the
AD7321. This clock is also used as the clock source for the conversion process.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn