Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5663 Datasheet(PDF) 3 Page - Analog Devices

Part No. AD5663
Description  2.7 V to 5.5 V, 250 uA, Rail-to-Rail Output, Dual 16-Bit nanoDAC
Download  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5663 Datasheet(HTML) 3 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 3 / 24 page
background image
AD5663
Rev. 0 | Page 3 of 24
SPECIFICATIONS
VDD = 2.7 V to 5.5 V; RL = 2 kΩ to GND; CL = 200 pF to GND; VREF = VDD; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
A Grade1
B Grade1
Parameter
Min
Typ
Max
Min
Typ
Max
Unit
Conditions/Comments
STATIC PERFORMANCE2
AD5663
Resolution
16
16
Bits
Relative Accuracy
±8
±16
±6
±12
LSB
Differential Nonlinearity
±1
±1
LSB
Guaranteed monotonic by design
Zero-Scale Error
+2
+10
+2
+10
mV
All 0s loaded to DAC register
Offset Error
±1
±10
±1
±10
mV
Full-Scale Error
−0.15
±1
−0.15
±1
% of FSR
All 1s loaded to DAC register
Gain Error
±1.5
±1.5
% of FSR
Zero-Scale Error Drift3
±2
±2
μV/°C
Gain Temperature Coefficient
±2.5
±2.5
ppm
Of FSR/°C
DC Power Supply Rejection Ratio
−100
−100
dB
DAC code = midscale, VDD ± 10%
DC Crosstalk
10
10
μV
Due to full-scale output change
RL = 2 kΩ to GND or VDD
10
10
μV/mA
Due to load current change
5
5
μV
Due to powering down (per channel)
OUTPUT CHARACTERISTICS2
Output Voltage Range
0
VDD
0
VDD
V
Capacitive Load Stability
2
2
nF
RL = ∞
10
10
nF
RL = 2 kΩ
DC Output Impedance
0.5
0.5
Ω
Short-Circuit Current
30
30
mA
VDD = 5 V
Power-Up Time
4
4
μs
Coming out of power-down mode;
VDD = 5 V
REFERENCE INPUTS
Reference Current
170
200
170
200
μA
VREF = VDD = 5.5 V, 3.6 V
Reference Input Range
0.75
VDD
0.75
VDD
V
Reference Input Impedance
26
26
LOGIC INPUTS3
Input Current
±2
±2
μA
All digital inputs
VINL, Input Low Voltage
0.8
0.8
V
VDD = 5 V, 3 V
VINH, Input High Voltage
2
2
V
VDD = 5 V, 3 V
Pin Capacitance
3
3
pF
DIN, SCLK, and SYNC
19
19
pF
LDAC and CLR
POWER REQUIREMENTS
VDD
2.7
5.5
2.7
5.5
V
IDD (Normal Mode)4
VIH = VDD and VIL = GND
VDD = 4.5 V to 5.5 V
250
450
250
450
μA
VDD = 2.7 V to 3.6 V
200
425
200
425
μA
IDD (All Power-Down
Modes)5
VIH = VDD, VIL = GND
VDD = 4.5 V to 5.5 V
0.48
1
0.48
1
μA
VDD = 2.7 V to 3.6 V
0.2
1
0.2
1
μA
1 Temperature range: A grade and B grade are both equal to −40°C to +105°C.
2 Linearty calculated using a reduced code range: AD5663 (Code 512 to Code 65024). Output unloaded.
3 Guaranteed by design and characterization, not production tested.
4 Interface inactive. All DACs active. DAC outputs unloaded.
5 Both DACs powered down.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn