Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

NCP1239 Datasheet(PDF) 34 Page - ON Semiconductor

Part No. NCP1239
Description  Low−Standby High Performance PWM Controller
Download  38 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com

NCP1239 Datasheet(HTML) 34 Page - ON Semiconductor

Zoom Inzoom in Zoom Outzoom out
 34 / 38 page
background image
25% of max Ip
Max peak
Figure 56.
The skip−cycle takes place at low peak currents which guaranties noise free operation
PFC Inhibition in Standby
The circuit detects a light load condition by permanently
monitoring the skip−cycle comparator activity: in normal
load condition this comparator keeps quiet. As soon as the
load strongly decreases, this comparator starts to toggle at a
low frequency rate: we are entering skip−cycle and the
opto−coupler operates in a digital manner, ON/OFF.
Figure 56 shows the way skip−cycle is detected. In skip
mode, the feedback voltage oscillates around Vpin7 (If no
voltage is applied to the Pin 7, a 430 mV voltage source
supplies a default value through a high impedance resistor).
In these conditions, the skip comparator (“COMP1”) that
turns on and off (to adjust the skip mode bunches of pulses),
sets the standby detection latch. A second comparator
(“COMP2”) compares the feedback voltage (FB or Vpin8) to
As long as the load keeps light, FB does not exceed
1.7*Vpin7 (i.e., 0.74 V typical if no voltage is forced to
Pin 7). A timer counts down and if COMP2 keeps high for
100 ms (typically with 390 nF on Pin 6), the NCP1239
considers that the system runs in the standby mode. Pin 1
turns high, a 10 k
W resistor tying the pin to VCC. If as shown
in Figure 39, Pin 1 directly drives a pnp transistor that is
connected between VCC and the PFC VCC, this switch turns
off in standby. As a result, this transistor stops feeding the
PFC VCC and ultimately shuts the PFC down.
As soon as FB exceeds 1.7*Vpin7, the circuit leaves the
standby mode without any delay by forcing a 1 mA sinking
current source on Pin 1, that re−activates the pnp transistor
and then the PFC stage.
One can note that there is a 1/3 ratio between the actual
current setpoint and the feedback value FB. Therefore the
default thresholds for standby detection and normal mode
recovery (0.43 V, 0.74 V) actually corresponds to the
140 mV and 250 mV setpoints.
Figure 57.
A delay is inserted to avoid false tripping of the GTS signal

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38 

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn