Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5371 Datasheet(PDF) 4 Page - Analog Devices

Part No. AD5371
Description  40-Channel, 14-Bit Serial Input, Voltage-Output DAC
Download  25 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5371 Datasheet(HTML) 4 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 4 / 25 page
background image
Preliminary Technical Data
AD5371
Rev. P
rF | Page 4 of 25
SPECIFICATIONS
DVCC = 2.3 V to 5.5 V; VDD = 8 V to 16.5 V; VSS = −4.5 V to −16.5 V; VREF = 3 V; AGND = DGND = SIGGND = 0 V; RL = Open Circuit;
Gain (m), Offset (c) and DAC Offset registers at default values; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.Performance Specifications
Parameter
B Version1
Unit
Test Conditions/Comments2
ACCURACY
Resolution
14
Bits
Relative Accuracy
±1
LSB max
Differential Nonlinearity
±1
LSB max
Guaranteed monotonic by design over temperature.
Offset Error
±20
mV max
Before Calibration
Gain Error
±20
mV max
Before Calibration
Offset Error2
100
µV max
After Calibration
Gain Error2
100
µV max
After Calibration
Gain Error of Offset DAC
±35
mV max
Positive or Negative Full Scale. See Offset DACs section
for details
VOUT Temperature Coefficient
5
ppm FSR/°C typ
Includes linearity, offset, and gain drift.
DC Crosstalk2
1.5
mV max
Typically 100 µV. Measured channel at mid-scale, full-
scale change on any other channel
REFERENCE INPUTS (VREF0, VREF1,
VREF2)2
VREF Input Current
60
nA max
Per input. Typically ±30 nA.
VREF Range
2/5
V min/max
±2% for specified operation.
SIGGND INPUT (SIGGND0 TO SIGGND4)2
DC Input Impedance
55
kΩ min
Typically 60 kΩ.
Input Range
±0.5
V min/max
OUTPUT CHARACTERISTICS2
Output Voltage Range
VSS + 1.4
V min
ILOAD = 1 mA.
VDD − 1.4
V max
ILOAD = 1 mA.
Nominal Output Voltage Range
-4 to +8
V
Short Circuit Current
10
mA max
Load Current
±1
mA max
Capacitive Load Stability
2
nF max
DC Output Impedance
0.5
Ω max
DIGITAL INPUTS
JEDEC compliant.
Input High Voltage
1.7
V min
DVCC = 2.3 V to 3.6 V.
2.0
V min
DVCC = 3.6 V to 5.5 V.
Input Low Voltage
0.8
V max
DVCC = 2.5 V to 5.5 V.
0.7
V
DVCC = 2.3 V to 2.7 V.
Input Current
±1
µA max
Except CLR and RESET
Input Capacitance2
10
pF max
DIGITAL OUTPUTS (SDO, BUSY)
Output Low Voltage
0.5
V max
Sinking 200 µA.
Output High Voltage (SDO)
DVCC − 0.5
V min
Sourcing 200 µA.
High Impedance Leakage Current
±5
µA max
SDO only.
High Impedance Output Capacitance
10
pF typ


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn