Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

NCP400 Datasheet(PDF) 9 Page - ON Semiconductor

Part No. NCP400
Description  150 mA CMOS Low Iq Low-Dropout Voltage Regulator with Voltage Detector Output
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

NCP400 Datasheet(HTML) 9 Page - ON Semiconductor

Zoom Inzoom in Zoom Outzoom out
 9 / 14 page
background image
NCP400
http://onsemi.com
9
OPERATION DESCRIPTION
Low Dropout Voltage Regulator
The low dropout voltage regulator contains a voltage
reference unit, an error amplifier, a PMOS power transistor,
resistors for setting output voltage, current limit and thermal
shutdown protection circuits.
Enable Operation
The enable pin will turn on or off the regulator. The limits
of threshold are covered in the electrical specification
section of this data sheet. If the enable is not used then the
pin should be connected to Vin.
Voltage Detector
The NCP400 consist of a precision voltage detector that
drives a time delay generator. Figures 23 and 24 show a
timing diagram and a typical application. Initially consider
that input voltage Vin is at a nominal level and it is greater
than the voltage detector upper threshold (VDET+). The
voltage at CD Pin (Pin 4) will be at the same level as Vin, and
the reset output (Pin 3) will be in the high state. If there is a
power interruption and Vin becomes significantly deficient,
it will fall below the lower detector threshold (VDET−) and
the external time delay capacitor CD will be immediately
discharged by an internal N−Channel MOSFET that
connects to Pin 4. This sequence of events causes the Reset
output to be in the low state. After completion of the power
interruption, Vin will again return to its nominal level and
become greater than the VDET+. The voltage detector will
turn off the N−Channel MOSFET and allow internal current
source to charge the external capacitor CD, thus creating a
programmable delay for releasing the reset signal. When the
voltage at CD Pin 4 exceeds the inverter threshold, typically
0.97 V, the reset output will revert back to its original state.
The detail reset output time delay calculation is shown in
Figure 24.
Figure 23. Timing diagram
Vin
VDET+
VDET−
Vin
VDET−
Vin
0.97 V
0 V
Capacitor, Pin 4
Reset Output, Pin 3
Input Voltage, Pin 1


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn