Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD5100 Datasheet(PDF) 4 Page - Analog Devices

Part No. AD5100
Description  System-Management IC with Programmable Quad Voltage Monitoring and Supervisory Functions
Download  32 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD5100 Datasheet(HTML) 4 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
AD5100
Preliminary Technical Data
Rev. PrJ | Page 4 of 32
Parameter
Symbol
Conditions
Min
Typ1
Max
Unit
V4MON Threshold Tolerance
ΔV
4MON
TA = 25oC
-2.5
+2.5
%
(Figure 7 and Table 5a)
TA = -40oC to 85oC
-3
+3
%
TA = -40oC to 125oC
-3.5
+3.5
%
V4MON Hysteresis
V4_HYSTERESIS
6
%
Reset Hold Time Tolerance
(Figures 6, 7, and Table 6a)
Δt
RS_HOLD
Does not apply to codes 0x6 and
0x7
-10
+10
%
V3,4MON–to-RESET Delay
tRS_DELAY
70
μs
RESET Output Voltage
VOH
V3MON
4.38V, I
SOURCE
= 120uA
V3MON-1.5
V
2.7V < V3MON
≤ 4.38V, I
SOURCE
= 30uA
0.8xV3MON
V
2.3V < V3MON
≤ 2.7V, I
SOURCE
= 20uA
0.8xV3MON
V
1.8V
≤ V
3MON
≤ 2.3V, I
SOURCE
= 8uA
0.8xV3MON
V
VOL
V3MON > 4.38V, ISINK = 3.2mA
0.4
V
V3MON < 4.38V, ISINK = 1.2mA
0.3
V
RESET Output Short-Circuit
Current3
ISOURCE
RESET = 0, V3MON = 5.5V
800
μA
RESET = 0, V3MON = 3.6V
400
μA
Glitch Immune Time
tGLITCH
50
μs
V4OUT Maximum Output
V4OUT_MAX
Open Drain
5.5
V
V4OUT Propagation Delay
tV4OUT_Delay
70
μs
V4OUT Maximum Frequency
fV4OUT
Apply to RESET disabled only
10
KHz
WDI (WATCHDOG INPUT)
WDI Programmable-Timeout
Tolerance
(Figure 8 and Table 6a)
Δt
WD
-10
+10
%
WDI Pulse Width
tWDI
50
ns
Watchdog-Initiated RESET Pulse
Width
tWDR
When no WDI
tWD/50
ms
Watchdog-Initiated SHDN
tWD_SHDN
When no WDI activity > 4 tWD
1
s
WDI Input Voltage
VIL_WD
0.3xV3MON
V
VIH_WD
0.7xV3MON
V
WDI Input Current
WDI = V3MON, time average
160
μA
WDI = 0, time average
-20
μA
MR (MANUAL RESET) INPUT
MR Input Voltage
VIL_MR
0.3*V3MON
V
VIH_MR
0.7*V3MON
V
MR Pulse Width
tMR
1
μs
MR Deglitching
tMR_GLITCH
100
ns
MR -to-Reset Delay
tMR_DELAY
1
μs
MR Pullup Resistance (internal to
V3MON)
50
K
Ω
Reset Hold-Time Tolerance
(Figure 9 and Table 6a)
Δt
RS_HOLD
Do not apply to codes 0x6 and 0x7
-10
+10
%
SERIAL INTERFACES
Input Logic High (SCL, SDA)4
VIH
External Rpull-up = 2.2k
Ω
2.0
5.5
V
Input Logic Low (SCL, SDA)
VIL
External Rpull-up = 2.2k
Ω
0
0.8
V
Output Logic High (SDA)
VOH
VRAIL = 3.3V, External Rpull-up =
2.2k
Ω
3.0
3.3
V
Output Logic Low (SDA)
VOL
VRAIL = 3.3V, External Rpull-up =
2.2k
Ω
0
0.4
V
Input Capacitance
CI
5
pF
POWER SUPPLY
Supply Voltage Range
V1MON
6.0
30
V


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn